Switching plane redundancy

Static information storage and retrieval – Read/write circuit – Bad bit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G11C 700

Patent

active

047544341

ABSTRACT:
A memory comprising apparatus for selecting redundant rows of memory cells wherein the addressing of a defective regular row of memory cells coupled to a first set of bit lines results in the selection of a redundant row of memory cells coupled to a second set of bit lines such that signal interference resulting from the simultaneous enablement of two word lines in the memory is avoided.

REFERENCES:
patent: 4473895 (1984-09-01), Tatematsu
patent: 4535259 (1985-08-01), Smarandon
patent: 4599709 (1986-07-01), Clemons

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Switching plane redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Switching plane redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switching plane redundancy will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1919790

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.