Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1999-03-08
2000-05-30
Shin, Christopher B.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
365233, 36523002, 36518902, 710 3, 710 9, 710 36, 710 51, 710 61, 710129, G06F 1300
Patent
active
060702222
ABSTRACT:
The present invention is directed to a synchronous memory device having a memory cell array divided into a plurality of subarrays, including first and second subarrays each having a plurality of subarray sections. The memory device further includes a device identification register to store an identification code to identify the memory device. A first subarray section in the memory device includes a first internal I/O line to access data from a first memory cell location in the first subarray section and a second internal I/O line to access data from a second memory cell location in the first subarray section. A second subarray section in the memory device includes a first internal I/O line to access data from a third memory cell location in the second subarray section and a second internal I/O line to access data from a fourth memory cell location in the second subarray section. In addition, the memory device includes output driver circuitry, including a first output driver and a second output driver, to output data onto the external bus in response to the read request when the identification information corresponds to the identification code. Multiplexer circuitry couples the first internal I/O line of the first subarray section to an input of the first output driver and couples the first internal I/O line of the second subarray section to an input of the second output driver in response to a clock edge of a first internal clock signal; and couples the second internal I/O line of the first subarray section to an input of the first output driver and couples the second internal I/O line of the second subarray section to an input of the second output driver in response to the clock edge of the second internal clock signal.
REFERENCES:
patent: 3803562 (1974-04-01), Hunter
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 4007452 (1977-02-01), Hoff, Jr.
patent: 4183095 (1980-01-01), Ward
patent: 4189769 (1980-02-01), Cook et al.
patent: 4206833 (1980-06-01), Lee
patent: 4234934 (1980-11-01), Thorsrud
patent: 4247817 (1981-01-01), Heller
patent: 4286321 (1981-08-01), Baker et al.
patent: 4315308 (1982-02-01), Jackson
patent: 4354258 (1982-10-01), Sato
patent: 4360870 (1982-11-01), McVey
patent: 4419747 (1983-12-01), Jordan
patent: 4445204 (1984-04-01), Nishiguchi
patent: 4449207 (1984-05-01), Kung et al.
patent: 4458357 (1984-07-01), Weymouth et al.
patent: 4480307 (1984-10-01), Budde et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4571672 (1986-02-01), Hatada et al.
patent: 4586167 (1986-04-01), Fujishima et al.
patent: 4595923 (1986-06-01), McFarland, Jr.
patent: 4630193 (1986-12-01), Kris
patent: 4635192 (1987-01-01), Ceccon et al.
patent: 4646269 (1987-02-01), Wong et al.
patent: 4646270 (1987-02-01), Voss
patent: 4649516 (1987-03-01), Chung et al.
patent: 4654655 (1987-03-01), Kowalski
patent: 4656605 (1987-04-01), Clayton
patent: 4660141 (1987-04-01), Ceccon et al.
patent: 4675813 (1987-06-01), Locke
patent: 4675850 (1987-06-01), Nakano et al.
patent: 4680738 (1987-07-01), Tam
patent: 4683555 (1987-07-01), Pinkham
patent: 4719602 (1988-01-01), Haq et al.
patent: 4727475 (1988-02-01), Kiremidjian
patent: 4734880 (1988-03-01), Collins
patent: 4757473 (1988-07-01), Kurihara et al.
patent: 4766536 (1988-08-01), Wilson, Jr. et al.
patent: 4775931 (1988-10-01), Dickie et al.
patent: 4785396 (1988-11-01), Murphy et al.
patent: 4788667 (1988-11-01), Higuchi
patent: 4803621 (1989-02-01), Kelly
patent: 4821226 (1989-04-01), Christopher et al.
patent: 4825416 (1989-04-01), Tam et al.
patent: 4845664 (1989-07-01), Aichelmann, Jr. et al.
patent: 4860198 (1989-08-01), Takenaka
patent: 4882712 (1989-11-01), Ohno et al.
patent: 4891791 (1990-01-01), Iijima
patent: 4916670 (1990-04-01), Suzuki et al.
patent: 4920486 (1990-04-01), Nielsen
patent: 4928265 (1990-05-01), Beighe et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4937733 (1990-06-01), Gillett, Jr. et al.
patent: 4940909 (1990-07-01), Mulder et al.
patent: 4951251 (1990-08-01), Yamaguchi et al.
patent: 4953128 (1990-08-01), Kawai et al.
patent: 4954987 (1990-09-01), Auvinen et al.
patent: 4954992 (1990-09-01), Kumanoya et al.
patent: 4970418 (1990-11-01), Masterson
patent: 4975872 (1990-12-01), Zaiki
patent: 5012408 (1991-04-01), Conroy
patent: 5016226 (1991-05-01), Hiwada et al.
patent: 5018111 (1991-05-01), Madland
patent: 5021772 (1991-06-01), King et al.
patent: 5038317 (1991-08-01), Callan et al.
patent: 5038320 (1991-08-01), Heath et al.
patent: 5040153 (1991-08-01), Fung et al.
patent: 5051889 (1991-09-01), Fung et al.
patent: 5056060 (1991-10-01), Fitch et al.
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5083296 (1992-01-01), Hara et al.
patent: 5107465 (1992-04-01), Fung et al.
patent: 5111423 (1992-05-01), Kopec, Jr. et al.
patent: 5111464 (1992-05-01), Farmwald et al.
patent: 5129069 (1992-07-01), Helm et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5175831 (1992-12-01), Kumar
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5193199 (1993-03-01), Dalrymple et al.
patent: 5226009 (1993-07-01), Arimoto
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5361277 (1994-11-01), Grover
patent: 5371892 (1994-12-01), Petersen et al.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5657481 (1997-08-01), Farmwald et al.
patent: 5841715 (1998-11-01), Farmwald et al.
patent: 5915105 (1999-06-01), Farmwald et al.
T.L. Jeremiah et. al., "Synchronous Packet Switching Memory and I/O Channel," IBM Tech. Disc. Bul,. vol. 24, No. 10, pp. 4986-4987 (Mar. 1982).
L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 5, pp. 562-567 (Oct. 1983).
A. Yuen et. al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24 No. 1, pp. 57-61 (Feb. 1989).
D.T. Wong et. al., "An 11-ns 8Kx18 CMOS Static RAM with 0.5-.mu.m Devices", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988).
T. Williams et. al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988).
D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, No.1622, pp. 1243-1244 (Dec. 1987).
F. Miller et. al., "High Frequency System Operation Using Synchronous SRAMs", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; Sep. 15-17 1987.
K. Ohta, "A 1-Mbit DRAM with 33-Mhz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986).
H. L. Kalter et al. "A 50-ns 16Mb DRAM with a 10-ns Data Rate and On-Chip ECC" IEEE Journal of Solid State Circuits, vol. 25 No. 5, pp. 1118-1128 (Oct. 1990).
K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990).
F. Towler et. al., "A 128k 6.5ns Access/5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989).
M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference.
D. Wendell et. al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb. 1990).
S. Watanabe et. al., "An Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial Read/Write Mode", IEEE Journal of Solid State Circuits, vol. 24 No. 3, pp. 763-770 (Jun. 1982).
E.H. Frank "The SBUS: Sun's High Performance System Bus for RISC Workstations" Sun Microsystems Inc. 1990.
K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's" IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989).
Farmwald Michael
Horowitz Mark
Rambus Inc.
Shin Christopher B.
Steinberg Neil
LandOfFree
Synchronous memory device having identification register does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous memory device having identification register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous memory device having identification register will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1918876