Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-06-18
2000-02-15
Bragdon, Reginald G.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711 5, 711167, G06F 1316, G06F 1200
Patent
active
060264659
ABSTRACT:
A flash memory chip that can be switched into four different read modes is described. In the first read mode, asynchronous flash mode, the flash memory is read as a standard flash memory where the reading of the contents of a first address must be completed before a second address to be read can be specified. In the second read mode, synchronous flash mode, a clock signal is provided to the flash chip and a series of addresses belonging to a data burst are specified, one address per clock tick. Then, the contents stored at the addresses specified for the burst are output sequentially during subsequent clock ticks in the order in which the addresses were provided. Alternately, if a single address is provided to the flash chip when it is in the synchronous mode, the subsequent addresses for the burst will be generated within the flash chip and the data burst will then be provided as output from the flash chip. In the third read mode, asynchronous DRAM mode, the row and column addresses are strobed into the flash memory using strobe signals. The flash memory then converts the row and column addresses internally into a single address and provides as output the data stored at that single address. The flash memory does not need an extended precharge period or to be refreshed, but can be controlled by a standard DRAM controller. In the fourth read mode, synchronous DRAM mode, the flash memory emulates a synchronous DRAM.
REFERENCES:
patent: 4034354 (1977-07-01), Simmons
patent: 4089052 (1978-05-01), Gruner
patent: 4307447 (1981-12-01), Provanzano et al.
patent: 4596004 (1986-06-01), Kaufman
patent: 4630230 (1986-12-01), Sundet
patent: 4785428 (1988-11-01), Bajwa et al.
patent: 4813018 (1989-03-01), Kobayashi et al.
patent: 4816814 (1989-03-01), Lumelsky
patent: 4847758 (1989-07-01), Olson et al.
patent: 4918587 (1990-04-01), Pechter et al.
patent: 4945535 (1990-07-01), Hosotani et al.
patent: 4947380 (1990-08-01), Van Zanten et al.
patent: 5036460 (1991-07-01), Takahira et al.
patent: 5043874 (1991-08-01), Gagliardo et al.
patent: 5097445 (1992-03-01), Yamauchi
patent: 5101490 (1992-03-01), Getson, Jr. et al.
patent: 5146546 (1992-09-01), Neuhard et al.
patent: 5193162 (1993-03-01), Bordsen et al.
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5249187 (1993-09-01), Bruckert et al.
patent: 5251227 (1993-10-01), Bruckert et al.
patent: 5261064 (1993-11-01), Wyland
patent: 5263003 (1993-11-01), Cowles et al.
patent: 5265218 (1993-11-01), Testa et al.
patent: 5276812 (1994-01-01), Yamada et al.
patent: 5287457 (1994-02-01), Arimilli et al.
patent: 5291580 (1994-03-01), Bowden, III et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5302866 (1994-04-01), Chiang et al.
patent: 5306963 (1994-04-01), Leak et al.
patent: 5307314 (1994-04-01), Lee
patent: 5327390 (1994-07-01), Takasugi
patent: 5331601 (1994-07-01), Parris
patent: 5333276 (1994-07-01), Solari
patent: 5339134 (1994-08-01), Nakamura et al.
patent: 5357459 (1994-10-01), Chapman
patent: 5359569 (1994-10-01), Fujita et al.
patent: 5369754 (1994-11-01), Fandrich et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5388224 (1995-02-01), Maskas
patent: 5388248 (1995-02-01), Robinson et al.
patent: 5404338 (1995-04-01), Murai
patent: 5404485 (1995-04-01), Ban
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5422855 (1995-06-01), Eslick et al.
patent: 5426603 (1995-06-01), Nakamura et al.
patent: 5428579 (1995-06-01), Robinson et al.
patent: 5430849 (1995-07-01), Banks
patent: 5438549 (1995-08-01), Levy
patent: 5448521 (1995-09-01), Curry et al.
patent: 5450551 (1995-09-01), Amini et al.
patent: 5453957 (1995-09-01), Norris et al.
patent: 5465367 (1995-11-01), Reddy et al.
patent: 5471632 (1995-11-01), Gavin et al.
patent: 5491827 (1996-02-01), Holtey
patent: 5500829 (1996-03-01), Toda et al.
patent: 5526311 (1996-06-01), Kreifels et al.
patent: 5530673 (1996-06-01), Tobita et al.
patent: 5729709 (1998-03-01), Harness
Arnold, "Intel flash now boots a BIOS; block-oriented part could hold other routines", EDN, vol. 36, No. 10A, May 16, 1991, p. 3 (2 pgs.).
Case, Brian and Michael Slater, "DEC enters microprocessor business with Alpha; DEC to sell chips on open market", Microprocessor Report, vol. 6, No. 3, Mar. 4, 1992, p. 1 (7 pgs.).
"Chips: Headland Technology zero wait state single chip system logic", Work-Group Computing Report, vol. 2, No. 72, Oct. 7, 1991, p. 63 (1 pg.).
Dalton, "Intel packs a computer on a chip: the 386 SL promises to make portables even more portable", Lotus, vol. 6, No. 12, Dec. 1990, p. 10 (2 pgs.).
Dipert, Brian and Marcus Levy, "Chapter 5: Hardware Interfacing to Flash Memory Components: Designing With Flash Memory: The definitive guide to designing flash memory hardware and software for components and PCMCIA cards", Annabooks: San Diego, CA, Oct. 1993, pp. i-vii and 73-104.
Dipert, Brian, "28F008SA Hardware Interfacing", Intel Corporation's Mobile Computer Products: Chapter 4, Application Note AP-359, Aug. 1992, pp. 4-299 to 4-309.
Dipert, Brian, "Flash Memory: Meeting the Needs of Mobile Computing", Intel Corporation's Flash Memory vol. II: Chapter 10, Article Reprint AR-715, 1992, pp. 10-8 to 10-15.
"Flash Memory Overview", Intel Corporation's Flash Memory vol. 1: Chapter 2, Nov. 1992, pp. 2-1 to 2-6.
Forella, John, "Solid state memeory: understanding the basics of non-volatile technology", Defense Electronics, vol. 26, No. 1, Jan. 1994, p. 34 (3 pgs.).
Grey, George, "The 88000 faces of Multibus II", ESD: The Electronic System Design Magazine, vol. 18 No. 9, Sep. 1988, p. 45 (6 pgs.).
Lavin, Paul, "Racing to the top: NEC's PowerMate 486/25E, with a look at the Apricot Qi 900", PC User, No. 131, Apr. 25, 1990, p. 83 (4 pgs.).
Martin, S. Louis, '486 chip sets due for AT, MCA, EISA: sets differ on burst-mode and second-level cache support (80486 microprocessor), EDN, vol. 34, NO. 24A, Nov. 30, 1989, p. 1 (2 pgs.).
Patent Cooperation Treaty's International Search Report for International application No. PCT/US95/07062, dated Dec. 6, 1995, 6 pgs.
Patent Cooperation Treaty's Written Opinion for International application No. PCT/US95/07062, dated Jul. 23, 1996, 1995, 9 pgs.
Prince, Betty, "Memory in the Fast Lane", IEEE Spectrum, Feb. 1994, pp. 38-41.
Sama, Anil and Brian Dipert, "Power Supply Solutions for Flash Memory", Intel Corporation's Flash Memory vol. I: Chapter 2, Application Note AP-357, Sep. 1993, pp. 2-7 to 2-41.
"Two-chip set based on 386SL core simplifies palmtop system designs (VLSI Technology Inc.'s VL86C300 and VL86C100 chips based on Intel Corp's 80386 microprocessor)", Electronic Design, vol. 41, No. 21, Oct. 14, 1993, p. 140 (2 pgs.).
Verner, Don, "Implementing Mobile PC Designs Using High Density FlashFile Components", Intel Corporation's Flash Memory vol. I: Chapter 3, Application Note AP-362, Oct. 1993, pp. 3-139 to 3-193.
Willett, Hugh G., "Moore: Flash's Rise is EPROM's Demise, Intel: Will not add EPROMs past 4-Mbit density", Electronic Buyers' News, Apr. 22, 1991, p. 1 (2 pgs.).
Wilson, "Vendors eye flash EPROM for role in one-chip microcomputers", Computer Design, vol. 28, No. 11, Jun. 1, 1989, p. 3, 26 & 27 (3 pgs.).
Woods, Lynn A. and Aviel Livay, "Connect an FDDI peripheral to the Sbus", Electronic Design, vol. 41, No. 22, Nov. 1, 1993, p. 69 (8 pgs.).
Ziegler, Jeff, Tim Hornback and Anthony Jordan, "The ten commandments of debugging: when troubleshooting complex systems, don't make the job any tougher than it is--get back to the basics", Electronic Design, vol. 40, No. 18, Sep. 3, 1992, p. 61 (8 pgs.).
"27960CX: Pipelined Burst Access 1M (128K.times.8) EPROM", Intel Corporation, Order No. 290236-002, Oct. 1989, pp. 4-358 to 4-378.
27960KX: Burst Access 1M (128K.times.8) EPROM, Intel Corporation, Order No. 290237-002, Oct. 1989, pp. 4-379 to 4-396.
Dipert Brian Lyn
McCormick Bruce
Mills Duane R.
Pashley Richard D.
Sambandan Sachidanandan
Bragdon Reginald G.
Intel Corporation
LandOfFree
Flash memory including a mode register for indicating synchronou does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory including a mode register for indicating synchronou, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory including a mode register for indicating synchronou will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1915205