Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-02-11
2000-05-30
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257649, H01L 29788
Patent
active
060693827
ABSTRACT:
A non-volatile memory cell includes a floating gate having a bottom surface in contact with a tunnel layer formed on the substrate, a top surface, and sidewall surfaces oriented along the bitline direction and along the wordline direction of the memory cell. A dielectric layer covers at least a portion of the top surface and covers at least a portion of the surfaces oriented along the bitline and wordline directions. A control gate overlaps the floating gate over substantially all of its surface area. A plurality of self-aligned sidewall spacers are provided, disposed against at least the dielectric layer and the control gate sidewalls. By overlapping the control gate over the floating gate, a greater surface area is made available for charge storage and/or for increasing the coupling ratio of the memory cell. This allows the width of wing structures to be decreased, while maintaining a high coupling ratio. This greater surface area, by increasing the coupling ratio of the memory cell, also allows the use of low programming and erase voltages. Charge retention and coupling are also increased by substantially overlapping or encapsulating the floating gate by the control gate, thus keeping it isolated from other structures, such as sidewall spacers.
REFERENCES:
patent: 3984822 (1976-10-01), Simko et al.
patent: 3996657 (1976-12-01), Simko et al.
patent: 4119995 (1978-10-01), Simko
patent: 4376947 (1983-03-01), Chiu et al.
patent: 4495693 (1985-01-01), Iwahashi et al.
patent: 4811291 (1989-03-01), De Ferron
patent: 4851361 (1989-07-01), Schumann et al.
patent: 5471422 (1995-11-01), Chang et al.
patent: 5656840 (1997-08-01), Yang
patent: 5841162 (1998-11-01), Enomoto
patent: 5892258 (1999-04-01), Kobatake
patent: 5895950 (1999-04-01), Walker et al.
patent: 5900656 (1999-05-01), Park
patent: 5925908 (1999-07-01), Dahl et al.
patent: 5946240 (1999-08-01), Hisamune
K. Sakui et al., NAND Flash Memory Technology and Future Direction, presented at the 15.sup.th Annual IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA Feb. 9-12, 1997.
Wei-Hua Liu et al., A 2-Transistor Source-select (2TS) Flash EEPROM for 1.8V-only applications Semiconductor Technologies Laboratory, Motorola Inc., Austin, Texas.
Betty Prince, Semiconductor Memories A Handbook of Design, Manufacture and Application, Second Edition, John Wiley & Sons, 1983, 1991, West Sussex, England (excerpted).
Stanley Wolf, Ph.D. Silicon Processing For The VLSI Era, vol. 2: Process Integration, Lattice Press, 1990, Sunset Beach, CA (excerpted).
Cypress Semiconductor Corp.
Hardy David
LandOfFree
Non-volatile memory cell having a high coupling ratio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory cell having a high coupling ratio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory cell having a high coupling ratio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1912214