Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1995-05-10
1998-05-19
Vo, Don N.
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375375, 375376, 327156, 331 17, 331 27, 331DIG2, H03D 324
Patent
active
057546070
ABSTRACT:
A method and an apparatus are provided to achieve fast phase settling when a reference signal for a phase locked loop changes from a first frequency to a second frequency, such as during holdover recovery in a synchronous optical network. The present method acquires the second frequency with a phase locked loop (24). After the frequency is acquired, the integral register (39) of the phase locked loop (24) is loaded with the contents of the output frequency register (34) of the phase locked loop (24). The phase detector (28) of the phase locked loop (24) is then realigned to the reference signal.
REFERENCES:
patent: 4792768 (1988-12-01), Fried et al.
patent: 4937536 (1990-06-01), Reinhardt et al.
patent: 5148123 (1992-09-01), Ries
patent: 5473285 (1995-12-01), Nuckolls et al.
Hayes David T.
Powell William E.
Alcatel Network Systems, Inc.
Vo Don N.
LandOfFree
Method and apparatus for achieving fast phase settling in a phas does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for achieving fast phase settling in a phas, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for achieving fast phase settling in a phas will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1861054