Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1996-03-25
1998-05-19
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438308, 438910, H01L 2184
Patent
active
057535434
ABSTRACT:
A method of forming a bottom gated TFT includes, a) providing a transistor gate relative to a substrate which projects outward thereof; b) providing a dielectric layer over the gate; c) providing a TFT layer of semiconductive material over the dielectric layer; the thin film transistor layer comprising a source area, a channel area, a drain area, and a drain offset area; d) providing a masking layer over the TFT layer; e) anisotropically etching the masking layer to define a masking sidewall spacer laterally adjacent the transistor gate over the drain offset area and leave the channel area outwardly exposed; f) with the masking sidewall spacer in place, implanting a conductivity enhancing impurity of a first type into the thin film channel area to provide a thin film channel region; and g) masking the channel area and the drain offset area while implanting conductivity enhancing impurity of a second type into the thin film source and drain areas to define thin film source and channel regions. Also contemplated is providing a fluorine containing layer over the polycrystalline thin film layer and over the sidewall spacer prior to the channel masking step, followed by annealing thereof at a temperature and for a time which in combination are effective to drive fluorine into the polycrystalline thin film layer and incorporate fluorine within grain boundaries in the polycrystalline thin film to passivate said grain boundaries. Top gated transistors are also contemplated, where the spacer is formed over a substrate elevation step.
REFERENCES:
patent: 4318216 (1982-03-01), Hsu
patent: 5320975 (1994-06-01), Cederbaum et al.
patent: 5334861 (1994-08-01), Pfiester et al.
patent: 5348897 (1994-09-01), Yen
patent: 5366909 (1994-11-01), Song et al.
patent: 5373170 (1994-12-01), Pfiester et al.
patent: 5411909 (1995-05-01), Manning et al.
patent: 5418393 (1995-05-01), Hayden
patent: 5459088 (1995-10-01), Rha et al.
patent: 5510278 (1996-04-01), Nguyen et al.
patent: 5665611 (1997-09-01), Sandhu et al.
patent: 5670399 (1997-09-01), Manning et al.
Kitajima, H. et al., "Leakage Current Reduction in Sub-Micron Channel Poly-Si TFTs", Extended Abstract--1991 International Conference on Solid State Devices and Materials, Yokohama, 1991, pp. 174-176.
Sunada, Takeshi et al., "The Role of Fluorine Termination in the Chemical Stability of HF-Treated Si Surfaces", Dept. of Electrical Engineering, Hiroshima University, Higashi-Hiroshima 724, Accepted for Publication 1990.
Pollack, G.P. et al., "Hydrogen Passivation of Polysilicon MOSFET's From A Plasma Nitride Source", IEEE, 1984 pp. 408-410.
Kamins, T.I., "Hydrogenation of Transistors Fabricated in Polycrystalline-Silicon Films", IEEE, 1980, pp. 159-161.
Seager. C.H. et al., "Studies of the hydrogen passivation of silicon grain boundaries", J.Appl. Phys. 52, Feb. 1981, pp. 1050-1055.
Batra Shubneesh
Fazan Pierre C.
Sandhu Gurtej S.
Booth Richard A.
Micro)n Technology, Inc.
Niebling John
LandOfFree
Method of forming a thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1852566