Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1995-08-24
1997-11-04
Monin, Donald
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257338, 257340, 437 42, 437 44, H01L 2978
Patent
active
056843194
ABSTRACT:
A DMOS device structure, and method of manufacturing the same features a self-aligned source and body contact structure which requires no additional masks. Polysilicon spacers are used to form the source region at the periphery of the gate polysilicon. The preferred method of manufacturing uses five masks to produce a discrete DMOS semiconductor chip. An N- epitaxial layer is grown on an N+ substrate. Thick field oxide is grown. A first mask is used to etch an active region. Thin gate oxide is grown. Doped polysilicon is then deposited. A second mask is used to etch the polysilicon, thereby forming the gates. Insulating oxide is grown. A blanket P body implantation is performed. A thermal drive-in step laterally and vertically diffuses the implanted P type impurity throughout body regions. The insulating oxide is etched. A polysilicon layer is deposited and doped. A dry etch leaves polyslicon spacers along the edges of the gates. A P+ body contact implantation is performed, thereby forming body contact regions. A final annealing step causes vertical and lateral out-diffusion of the N type dopant from the N+ spacers down into substrate to form source N+ regions which partially underlie the gate polysilicon. A third mask is used to etch a gate contact area on a segment of the polysilicon above the field oxide. Metal is deposited, and a fourth photoresist mask delineates a gate pad region and a source pad region which also extends over the source contacts. A passivation layer is deposited and etched in the source and gate pad regions using a fifth mask. In another embodiment, a trench DMOS transistor is fabricated using an additional mask to guide a dry etch to "dig" the trenches.
REFERENCES:
patent: 4774198 (1988-09-01), Contiero et al.
patent: 4853345 (1989-08-01), Himelick
patent: 5171706 (1992-12-01), Choy
patent: 5182222 (1993-01-01), Malhi et al.
patent: 5202276 (1993-04-01), Malhi
patent: 5316959 (1994-05-01), Kwan et al.
patent: 5386133 (1995-01-01), Hiroki
Mutshuhiro Mori, Yasunori Nakano, Tomoyuki Tanaka, "An Insulated Gate Bipolar Transistor with a Self-Aligned DMOS Structure", IEEE CH2528-8/88/0000-0813, 1988, pp. 813-816.
Monin Donald
National Semiconductor Corporation
LandOfFree
Self-aligned source and body contact structure for high performa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned source and body contact structure for high performa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned source and body contact structure for high performa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1835241