Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1999-03-22
2000-03-14
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 5, 714 23, 714 24, 700 3, 700 81, 700 82, 709209, G06F 1100, G05B 902
Patent
active
060386843
ABSTRACT:
A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules. Each central processing module contains a means by which the module can compare data on the main data bus with data on a secondary bus within each module in order to determine if there is an inconsistency indicating a hardware fault. If such an inconsistency is detected, each module generates state outputs which reflect the probability that a particular module is the source of the fault. A synchronization bus which is separate from the main data bus interconnects the central processing modules and transmits the state outputs from each module to every other central processing module.
REFERENCES:
patent: 4099234 (1978-07-01), Woods et al.
patent: 4634110 (1987-01-01), Julich et al.
patent: 4700292 (1987-10-01), Campanini
patent: 4757442 (1988-07-01), Sakata
patent: 4891810 (1990-01-01), De Corlieu et al.
patent: 5084878 (1992-01-01), Kanekawa et al.
patent: 5136595 (1992-08-01), Kimura
patent: 5226152 (1993-07-01), Klug et al.
patent: 5271023 (1993-12-01), Norman
Williams, Tom "New Approach Allows Painless Move to Fault Tolerance." Computer Design 31 (5):51-53 (1992).
Yano, Yoichi et al., "V60/V70 Microprocessor and its Systems Support Functions," Spring CompCon 88--IEEE Computer Soc. Intl. Conf., pp. 36-42 (1988).
Liddell David C.
Williams Emrys J.
Beausoliel, Jr. Robert W.
Berrier Mark L.
Shaw Brian H.
Sun Microsystems Inc.
LandOfFree
System and method for diagnosing errors in a multiprocessor syst does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for diagnosing errors in a multiprocessor syst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for diagnosing errors in a multiprocessor syst will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-180030