Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output access regulation
Patent
1997-12-22
1999-09-07
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output access regulation
710 39, 710 35, 710 5, 710 6, 710 25, 710 26, 710 52, 710 58, G06F 700
Patent
active
059480815
ABSTRACT:
A computer is provided having a bus interface unit between a CPU bus and a memory bus. The bus interface unit includes a memory controller and a read/write queue manager. The memory controller dispatches, or removes read requests or write requests from respective read or write requests queues depending on various modes of operation. Typically, the read requests are dispatched or removed either singularly or as a programmed series of read requests prioritized over write requests unless the write request queue is almost full. If the write request queue is almost full, then write request are removed either singularly or in a series before servicing the read request queue. The number of read or write request being removed from their respective queues can be programmed within a configuration register operably coupled to a controller arranged between the read and write request queues. The memory controller determines how many requests will be serviced within possibly a lengthy series of requests. By dispatching like requests (a series of reads followed by a series of writes, etc.) memory bus efficiency and/or pipelining is greatly improved.
REFERENCES:
patent: 4757439 (1988-07-01), Stinson et al.
patent: 5590304 (1996-12-01), Adkisson
patent: 5649157 (1997-07-01), Williams
patent: 5659687 (1997-08-01), Kim et al.
patent: 5787243 (1998-07-01), Stiffler
patent: 5818464 (1998-10-01), Wade
patent: 5821949 (1998-10-01), Deering
Compaq Computer Corporation
Daffer Kevin L.
Lee Thomas C.
Wang Albert
LandOfFree
System for flushing queued memory write request corresponding to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for flushing queued memory write request corresponding to, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for flushing queued memory write request corresponding to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1800075