Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1998-01-23
2000-03-14
Robertson, David L.
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
711154, G06F 1200
Patent
active
060386460
ABSTRACT:
A memory interface is provided between a processor and a memory subsystem which is capable of multiple concurrent transactions or accesses. The interface between the processor and the memory carries read and write operations as well as "barrier" operations, where a barrier operation signals the non-reorderability of operations. In one variation, the memory interface is an interface to one or more memory mapped input/output (I/O) devices or computational devices.
REFERENCES:
patent: 5388262 (1995-02-01), Hillis
patent: 5666494 (1997-09-01), Mote, Jr.
patent: 5761721 (1998-06-01), Baldus et al.
Weaver, D.L., Germond, T.; "The SPARC Architecture Manual (Version 9)," PTR Prentice Hall, .COPYRGT. 1994 SPARC International, Inc., ISBN 0-13-099227-5, pp. 117-130, 183-184, 255-266.
Gharachorloo et al.; "Two Techniques to Enhance the Performance of Memory Consistency Models," 1991 International Conference on Parallel Processing, pp. I-355--I-364.
Gharachorloo et al.; "Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors," ACM Sigarch Computer Architecture News, vol. 20, No. 2, May 1992, pp. 22-33.
Adve et al. "Weak Ordering--A New Definition," ACM Sigarch Computer Architecture News, vol. 18, No. 2, Jun. 1990, pp. 2-14.
Scheurich et al. "Correct Memory Operation of Cache-Based Multiprocessors" ACM Sigarch Computer Architecture News, vol. 15, No. 2, Jun. 1987, pp. 234-243.
Gharachorloo et al. Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors ACM Sigarch Computer Architecture News, vol. 18, No. 2, Jun. 1990, pp. 15-26.
Lenoski et al. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor ACM Sigarch Computer Architecture New, vol. 18, No. 2, Jun. 1990, pp. 148-159.
Fenwick et al. The AlphaServier 8000 Series: High-end Server Platform Development Digital Technical Journal, vol. 7, No. 1 1995 pp. 43-65.
Albert Philip H.
Robertson David L.
Sun Microsystems Inc.
LandOfFree
Method and apparatus for enforcing ordered execution of reads an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for enforcing ordered execution of reads an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for enforcing ordered execution of reads an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179750