Static information storage and retrieval – Read/write circuit
Patent
1996-08-09
1998-02-17
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
36518904, 36523005, G11C 1300
Patent
active
057198098
ABSTRACT:
A memory device formed on an IC chip includes dynamic random access memories for effecting data read and write operations, first and second data terminals for receiving data from an external side of the IC chip, and a controller having a first data input connected to the first data terminal to receive first data, a second input connected to receive second data read, a third data input connected to the second data terminal to receive a function mode signal, and operation unit for executing operations between the first data provided from the first data input and the second data provided from the second input. The operation unit includes a function setting unit responsive to the function mode signal for setting a function indicated by the function mode signal prior to receipt of the first data. The second data is read out of a selected part of the storage locations. The operation corresponding to the function set by the function setting unit is executed for the first and second data. The result of the execution is written into the selected part of the storage locations via the input of the dynamic random access memories during one memory cycle.
REFERENCES:
patent: 3546680 (1970-12-01), Bahrs et al.
patent: 3665419 (1972-05-01), Hartmann et al.
patent: 3787817 (1974-01-01), Goldberg
patent: 3976982 (1976-08-01), Eiselen
patent: 3984670 (1976-10-01), Erickson et al.
patent: 4080651 (1978-03-01), Cronshaw et al.
patent: 4093993 (1978-06-01), Sato
patent: 4095268 (1978-06-01), Kobayashi et al.
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4164787 (1979-08-01), Aranguren
patent: 4231185 (1980-11-01), Ballen et al.
patent: 4237543 (1980-12-01), Nishio et al.
patent: 4302809 (1981-11-01), Drogichen
patent: 4317114 (1982-02-01), Walker
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4438493 (1984-03-01), Cushing et al.
patent: 4439829 (1984-03-01), Tsiang et al.
patent: 4450442 (1984-05-01), Tanaka
patent: 4467443 (1984-08-01), Shima
patent: 4484187 (1984-11-01), Brown et al.
patent: 4531120 (1985-07-01), Brownell, Jr. et al.
patent: 4545068 (1985-10-01), Tabata et al.
patent: 4550315 (1985-10-01), Bass et al.
patent: 4559533 (1985-12-01), Bass et al.
patent: 4561072 (1985-12-01), Arakawa et al.
patent: 4570222 (1986-02-01), Oguchi
patent: 4578773 (1986-03-01), Desai et al.
patent: 4613852 (1986-09-01), Marubo
patent: 4616336 (1986-10-01), Robertson et al.
patent: 4639768 (1987-01-01), Ueno et al.
patent: 4641282 (1987-02-01), Ohnuma
patent: 4653020 (1987-03-01), Cheselka et al.
patent: 4660181 (1987-04-01), Saito et al.
patent: 4672534 (1987-06-01), Kamiya
patent: 4685089 (1987-08-01), Patel et al.
patent: 4719601 (1988-01-01), Gray et al.
patent: 4729119 (1988-03-01), Dennison et al.
patent: 4742474 (1988-05-01), Knierim
patent: 4868781 (1989-09-01), Kimura et al.
patent: 4903236 (1990-02-01), Nakayama
patent: 5089993 (1992-02-01), Neal et al.
patent: 5134589 (1992-07-01), Hamano
patent: 5175838 (1992-12-01), Kimura et al.
patent: 5193073 (1993-03-01), Bhoua
patent: 5396468 (1995-03-01), Harari et al.
patent: 5424981 (1995-06-01), Kimura et al.
patent: 5493536 (1996-02-01), Aoki
patent: 5523973 (1996-06-01), Kimura et al.
E. Mumprecht, "Efficient Bit String Handling With Standard Processing Units", IBM Technical Disclosure Bulletin, Mar. 1984, vol. 26, No. 10A, pp. 4912-4914.
"A Local Network Based on the UNIX Operating System", IEEE Transactions on Software Engineering, Mar. 1982, vol. 528, No. 2, pp. 137-146.
N.A. Alexandridis, "Microprocessor System Design Concepts", Computer Science Press, 1984, pp. 1-12, 29-34.
A. Lancaster et al, "a 5V-Only EEPROM with Internal Program/Erase Control", ISSCC 83 Digest of Technical Papers, Session XIII: Nonvolatile Memory, 1983, pp. 164-165.
Aotsu Hiroaki
Enomoto Hiromichi
Ikegami Mitsuru
Kimura Koichi
Kuwabara Tadashi
Fears Terrell W.
Hitachi , Ltd.
LandOfFree
Memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1789320