Static information storage and retrieval – Read/write circuit – Including signal clamping
Patent
1992-12-22
1994-11-08
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Including signal clamping
36518901, 36518911, 36523003, G11C 702
Patent
active
053633318
ABSTRACT:
A semiconductor memory device has plural memory cell blocks, each including memory cells storing data therein. A data bus and switching circuits transfer data from the memory cells to the data bus in response to a first logic level signal applied thereto. Column lines each have first and second ends. Each column line is connected to the corresponding switching circuit in each of the memory cell blocks. A column decoder, coupled to the first end of the column lines, provides the first logic level signal to one of the column lines upon the memory cell blocks being accessed. Potential setting circuits are coupled to the second end of the column lines, and preliminarily set the respective column lines to be in a predetermined potential so that each switching circuit is inactive prior to the column decoder providing the first logic level signal. All the memory cells in an array can be prevented from becoming inoperative even if a column line is broken.
REFERENCES:
patent: 4825418 (1989-04-01), Itoh et al.
patent: 5161121 (1992-11-01), Cho
Matsui Katsuaki
Miyamoto Sampei
LaRoche Eugene R.
Manzo Edward D.
Niranjan F.
OKI Electric Industry Co., Ltd.
LandOfFree
Semiconductor memory with column line control circuits for prote does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory with column line control circuits for prote, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with column line control circuits for prote will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1788221