Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-04-29
1999-05-18
Crane, Sara
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257330, 257365, H01L29/76
Patent
active
059052830
ABSTRACT:
The semiconductor device includes (A) a first MOS transistor including (a) a main surface at a part of which recesses are formed, an inner surface of the recesses defining a crystal plane being able to be thermally oxidized at higher speed than the main surface, and (b) an insulator formed on the inner surface of the recesses, the inner surface of the recesses working as a channel region and the insulator working as a gate insulator in the first MOS transistor, and (B) a second MOS transistor in which the main surface works as a channel region and an insulator formed on the main surface works as a gate insulator, the gate insulator of the first MOS transistor having a greater thickness than that of the gate insulator of the second MOS transistor. Thus, above the thinner gate insulator is formed the second MOS transistor, while above the thicker gate insulator is formed the first MOS transistor having a higher breakdown voltage than that of the second MOS transistor. Thus, the number of steps for forming insulators having different thicknesses can be reduced relative to prior methods. In addition, a resist layer is not directly deposited on a gate insulator unlike prior methods, a gate insulator is not contaminated with impurities.
REFERENCES:
patent: 4119996 (1978-10-01), Jhabvala
patent: 4198693 (1980-04-01), Kuo
patent: 4502208 (1985-03-01), McPherson
patent: 4937202 (1990-06-01), Maas
patent: 4992390 (1991-02-01), Chang
patent: 5034341 (1991-07-01), Itoh
patent: 5084402 (1992-01-01), Uchida et al.
patent: 5285096 (1994-02-01), Ando et al.
patent: 5460985 (1995-10-01), Tokura et al.
patent: 5480823 (1996-01-01), Hsu
patent: 5501996 (1996-03-01), Yang et al.
Runyan et al., Semiconductor Integrated Circuit Processing Technology, pp. 53, 84-88, 90-92, 95, 1990.
Crane Sara
NEC Corporation
LandOfFree
Method of forming a MOS transistor having gate insulators of dif does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a MOS transistor having gate insulators of dif, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a MOS transistor having gate insulators of dif will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1761454