Semiconductor memory device having a dummy cell resetting the bi

Details Semiconductor memory device having a dummy cell resetting the bi Semiconductor memory device having a dummy cell resetting the bi

1997-09-05

2000-11-28

Nelms, David

Static information storage and retrieval

Read/write circuit

Differential sensing

36518904, G11C 702

Patent

active

061544051

ABSTRACT:
A semiconductor memory device includes memory cells, word lines connected to the memory cells, bit lines connected to the memory cells, and a first circuit which resets the bit lines to a reset potential which is based on data read in a previous read cycle.

REFERENCES:
patent: 4558434 (1985-12-01), Baba et al.
patent: 4606010 (1986-08-01), Saito
patent: 4616344 (1986-10-01), Noguchi et al.
patent: 4780852 (1988-10-01), Kajigaya et al.
patent: 5235547 (1993-08-01), Kobayashi
patent: 5406516 (1995-04-01), Ihara et al.
patent: 5487044 (1996-01-01), Kawaguchi et al.
patent: 5559737 (1996-09-01), Tanaka et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device having a dummy cell resetting the bi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a dummy cell resetting the bi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a dummy cell resetting the bi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1732329