Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1996-05-28
1998-06-16
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257350, 257386, 257503, 257516, 257300, 257394, 257547, H01L 27108, H01L 2701, H01L 2901
Patent
active
057675422
ABSTRACT:
A CMOS layout enables the matching of an intentionally created parasitic capacitance to an existing parasitic capacitance, for example, a gate-to-drain capacitance of a MOSFET, with a high degree of precision. This precise matching allows a differential pair of MOSFETs acting as the input of an amplfier to have intentionally created capacitances (that match the parasitic gate-to-drain capacitances) cross-coupled between the inputs and the outputs of the differential pair. This cross-coupling of matching capacitances effectively cancels the bandwidth reducing effect of the gate-to-drain capacitances of the differential pair. The layout provides for the interdigitation of the gates of the differential pair, with each input transistor comprising at least two transistors connected together to form a single input transistor. Each of these input transistors, in turn, has a gate placed near the drains of the at least two (connected) devices, thus forming intentionally created parasitic capacitances between the gate and each of the two drains. In this arrangement, the two created parasitic capacitance match the two gate-to-drain parasitic capacitances with a high degree of precision due to the proximity of the devices and the lack of interconnections between them. Also, by using mirrored symmetry in the layout, the effects of gradients in the materials forming the devices are averaged out for each device.
REFERENCES:
patent: 5252848 (1993-10-01), Adler et al.
patent: 5521419 (1996-05-01), Wakamiya et al.
"Bipolar and MOS Analog Integrated Circuit Design" Section 8.6; Alan B. Grebene, Micro-Linear Corp.; Sunnyvale, California A Wiley-Interscience Publication, John Wiley and Sons, 1984; pp 415-449.
"CMOS Video Filters Using Switched Capacitor 14-MHz Circuits"; Kazuyuki Matsui, et al. IEEE Journal of Solid-State Circuits; vol. sc-20, No. 6, Dec., 1985; pp. 1096-1102.
A Pipelined 9-Stage Video-Rate Analog-To-Digital Converter; Stephen H. Lewis, et al., AT&T Bell Labs IEEE 1991 Custom Integratd Circuits Conference.
"A 12-bit 1-Msample/s Capacitor Error-Averaging Pipeline A/D Converter", Bang-Sup Song, et al., IEEE Journal of Solid-State Circuits, vol. 23, No. 6, Dec., 1988; pp. 1324-1333.
Abraham Fetsum
Analog Devices Inc.
Thomas Tom
LandOfFree
Matching parasitic capacitances and characteristics of field eff does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Matching parasitic capacitances and characteristics of field eff, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matching parasitic capacitances and characteristics of field eff will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1728986