Method of etching a polysilicon pattern

Semiconductor device manufacturing: process – Chemical etching – Combined with coating step

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438733, 438738, 438742, 438963, 438743, 438744, H01L 21302

Patent

active

057670188

ABSTRACT:
Pitting in active regions along the edges of a gate electrode when etching a composite comprising an anti-reflective coating on polysilicon is avoided by etching the anti-reflective coating with an etchant that forms a protective passivating coating on at least the sidewalls of the etched anti-reflective pattern and on the underlying polysilicon layer. Subsequently, anisotropic etching is conducted to remove the protective passivating coating from the surface of the polysilicon layer, leaving the etched anti-reflective pattern protected from the main polysilicon etch on at least its sidewalls by the passivating coating to prevent interaction. In another embodiment, the anti-reflective coating is etched without formation of a passivating coating, and the polysilicon layer subsequently etched with an etchant that forms a passivating coating.

REFERENCES:
patent: 4214946 (1980-07-01), Forget et al.
patent: 4314875 (1982-02-01), Flamm
patent: 4343677 (1982-08-01), Kinsbron et al.
patent: 4698128 (1987-10-01), Berglund et al.
patent: 4799991 (1989-01-01), Dockrey
patent: 5013398 (1991-05-01), Long et al.
patent: 5017513 (1991-05-01), Takeuchi
patent: 5118387 (1992-06-01), Kadomura
patent: 5147499 (1992-09-01), Szwejkowski et al.
patent: 5167762 (1992-12-01), Carr et al.
patent: 5188704 (1993-02-01), Babie et al.
patent: 5188980 (1993-02-01), Lai
patent: 5242536 (1993-09-01), Schoenborn
patent: 5271799 (1993-12-01), Langley
patent: 5310456 (1994-05-01), Kadomura
patent: 5369686 (1994-11-01), Tatsumi et al.
patent: 5378059 (1995-01-01), Roman et al.
patent: 5441914 (1995-08-01), Taft et al.
patent: 5451291 (1995-09-01), Park et al.
patent: 5474615 (1995-12-01), Ishida et al.
patent: 5514621 (1996-05-01), Tabara
patent: 5549784 (1996-08-01), Carmody et al.
patent: 5630904 (1997-05-01), Aoyama et al.
patent: 5643407 (1997-07-01), Chang
patent: 5698112 (1997-12-01), Naeher et al.
S.M. Sze, VLSI Technology, McGraw-Hill Book Company, 2nd Edition, 1988, pp. 200-204.
Cheng et al., "A Downstream Plasma Process for Post-Etch Residue Cleaning," Semiconductor International, Jul. 1995, pp. 185-187.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of etching a polysilicon pattern does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of etching a polysilicon pattern, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of etching a polysilicon pattern will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1725617

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.