Method and apparatus for programming anti-fuses using an isolate

Static information storage and retrieval – Read/write circuit – Having fuse element

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365200, 36518909, G11C 700

Patent

active

058417230

ABSTRACT:
A method and apparatus for programming anti-fuses using a positive voltage switching circuit for connecting an external terminal receiving a positive programming voltage to one plate of an anti-fuse responsive to an active program enable signal. A negative voltage switching circuit connects an external terminal receiving a negative programming voltage to the other plate of the anti-fuse responsive to the active program enable signal. The negative voltage switching circuit normally maintains one plate of the anti-fuse at ground potential when the anti-fuse is not being programmed so that its conductive state can be read by applying a voltage to the other plate of the anti-fuse. The transistors used in the negative voltage switching circuit are fabricated in a well that is isolated from the substrate in which the transistors in the positive voltage switching circuit are fabricated. As a result, the negative programming voltage coupled to the well is not coupled to the substrate, thereby avoiding overstress of the gate oxide layers and p-n junctions in MOSFETs of the integrated circuit. The negative voltage switching circuit includes a switch for coupling the well and the substrate to each other during normal operating modes and for isolating them from each other when the anti-fuse is being programmed.

REFERENCES:
patent: 4730129 (1988-03-01), Kunitoki et al.
patent: 4775959 (1988-10-01), Sato et al.
patent: 5130777 (1992-07-01), Galbraith et al.
patent: 5191550 (1993-03-01), Kubota
patent: 5243226 (1993-09-01), Chan
patent: 5257222 (1993-10-01), Lee
patent: 5299151 (1994-03-01), Ishihara et al.
patent: 5299152 (1994-03-01), Ishihara et al.
patent: 5301159 (1994-04-01), Lee
patent: 5311480 (1994-05-01), Schreck
patent: 5316971 (1994-05-01), Chiang et al.
patent: 5319592 (1994-06-01), Nguyen
patent: 5392253 (1995-02-01), Atsumi et al.
patent: 5404049 (1995-04-01), Canada et al.
patent: 5412593 (1995-05-01), Magel et al.
patent: 5426614 (1995-06-01), Harward
patent: 5469396 (1995-11-01), Eltoukhy
patent: 5495436 (1996-02-01), Callahan
patent: 5514980 (1996-05-01), Pilling et al.
Calligaro et al., "Positive and Negative CMOS Voltage Multiplier for 5-V-Only Flash Memories" 38.sup.th Midwest Symposium on Circuits and Systems: Proceedings, Rio De Janeiro, 1(38):294-297, 1995.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for programming anti-fuses using an isolate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for programming anti-fuses using an isolate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for programming anti-fuses using an isolate will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1710752

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.