Semiconductor memory device having small chip size and redundanc

Details Semiconductor memory device having small chip size and redundanc Semiconductor memory device having small chip size and redundanc

1996-10-18

1998-11-24

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Bad bit

36518509, 36518523, G11C 700

Patent

active

058417087

ABSTRACT:
A semiconductor memory circuit designed so as to prevent delay in redundancy access and increase in the chip area due to lengthy wiring between the redundancy control circuit (the redundancy fuse circuits) and the redundancy cell arrays. Redundancy cell arrays 30-32 are placed in a plurality of memory cell arrays 20-23, and the corresponding redundancy fuse circuits 80-82 disposed to make a line with the redundancy word drivers 51-53, respectively. For example, when a defective address is selected 4n redundancy fuse circuit 80, a redundancy judgment signal RDN suspends all the sense amplifier controllers 40, 43 and 44. A redundancy control information RED1 instructs to select a redundancy word driver 51 and the sense amplifier controllers 41 and 42, to select the redundancy cell array 30.

REFERENCES:
patent: 4660179 (1987-04-01), Aoyama
patent: 4817056 (1989-03-01), Furutani et al.
patent: 5255234 (1993-10-01), Seok
patent: 5295114 (1994-03-01), Kobayashi

Affiliated with

Also associated with

Rating

Semiconductor memory device having small chip size and redundanc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having small chip size and redundanc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having small chip size and redundanc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1710681