Fishing – trapping – and vermin destroying
Patent
1991-10-29
1992-07-28
Thomas, Tom
Fishing, trapping, and vermin destroying
437 47, 437 48, 437 60, 437228, 437233, 437919, 437977, H01L 2170
Patent
active
051340860
ABSTRACT:
A method for manufacturing a capacitor of a highly integrated semiconductor memory device including a plurality of memory cells, each of which has a transistor and a capacitor. The method comprises the steps of forming an insulating layer for insulating the transistor, forming a contact hole to electrically connect to a source region by etching the insulating layer, sequentially forming a first polycrystalline silicon layer, an oxide layer, and a second polycrystalline silicon layer consisting of grains, exposing the second polycrystalline silicon layer to an oxide etchant, partially etching the oxide layer by the oxide etchant penetrating along the peripheries of the grains, anistropically etching the whole second polycrystalline silicon layer and, at the same time, the partial first polycrystalline silicon layer also, using the oxide layer being unaffected by the oxide etchant, as a mask, removing the oxide layer, forming a storage electrode by defining into cell units the first polycrystalline silicon layer, sequentially forming a dielectric film and a plate electrode formed of a third polycrystalline silicon layer over the resultant structure. Thus, the physical properties of the material itself is used without any specific conditions and unrestricted by limitation of minimum feature size. Furthermore, the process is greatly simplified and the effective capacitance of the cell capacitor is easily extended.
REFERENCES:
Yoshimaru et al., "Ragged Surface Poly-Si and Low Temperature Deposited Si.sub.3 N.sub.4 for G4 mBit and Beyond STC Dram Cell", IEDM, 1990, pp. 659-662.
T. Mine et al., "Capacitance Enhanced Stacked Capacitor with Engraved Storage Electrode for Deep Submicron Drams" 21s Conf. on Solid State Device and Materials, 1989, pp. 137-140.
Sako et al., "A Capacitor-Over-Bit Line Cell with Hemispherical Grain Storage Node for 64 mb Drams," IEDM 90, 654-58.
Sakao, M., Kasai, N., Ishijima, T., Ikawa, E., Watanabe, H., Terada, K. and Kikkawa, T., "A Capacitor-Over-Bit-Line (COB) Cell With A Hemispherical-Grain Storage Node For 64Mb DRAMs", 1990 IEEE, IEDM 90-656-90-658.
Uemoto, Y., Fujii, E., Nakamura, A. and Senda, K., "A High-Performance Stacked-CMOS SRAM Cell by Solid Phase Growth Technique," 1990 IEEE, 1990 Symposium on VLSI Technology, 21-22.
Samsung Electronics Co,. Ltd.
Thomas Tom
LandOfFree
Method for manufacturing capacitor of highly integrated semicond does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing capacitor of highly integrated semicond, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing capacitor of highly integrated semicond will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1686825