All MOS single-ended to differential level converter

Electronic digital logic circuitry – Interface – Logic level shifting

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 83, H03K 19094, H03K 190175

Patent

active

055415326

ABSTRACT:
An all MOS single-ended to differential level converter including: first and second source follower circuits each including first and second PMOS semiconductors each having a drain, a source and a gate electrode; a current source commonly connected to the drain electrodes of the first and second PMOS semiconductors; an input circuit for providing to one of the gate electrodes a single-ended input signal and to the other an inverted single-ended input signal; and first and second load impedances connected to the source electrodes of the first and second PMOS semiconductors, respectively, for providing output analog differential signals at a level which is a function of the load impedances and current source magnitude.

REFERENCES:
patent: 4029973 (1977-06-01), Kobayashi et al.
patent: 4996443 (1991-02-01), Tateno
patent: 5204557 (1993-04-01), Nguyen

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

All MOS single-ended to differential level converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with All MOS single-ended to differential level converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and All MOS single-ended to differential level converter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1662126

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.