Time difference slow mode control circuit

Details Time difference slow mode control circuit Time difference slow mode control circuit

1991-12-03

1994-05-31

Psitos, Aristotelis

Dynamic magnetic information storage or retrieval

Automatic control of a recorder mechanism

Controlling the record

360 70, 360 101, G11B 1546, G11B 2104, H04N 578

Patent

active

053174607

ABSTRACT:
A time difference slow mode control circuit of a video tape recorder for controlling a capstan motor by picking up the reproduction control signal from a magnetic tape, in the time difference slow mode, generates delayed phase-delayed pseudo reproduction control signal by a half period of a head switching pulse, the frequency of the pseudo reproduction control signal being the same as that of the reproduction control signal, thus controlling the capstan motor so that the video tape recorder may have a normal time difference slow mode even when a pick-up error arises and thereby improving screen quality.

REFERENCES:
patent: 4725898 (1988-02-01), Tokayama
patent: 4933774 (1990-06-01), Ishimura
patent: 5012358 (1991-04-01), Kohsaka

Affiliated with

Also associated with

Rating

Time difference slow mode control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time difference slow mode control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time difference slow mode control circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1632194