Single-side oxide sealed salicide for EPROMS

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257315, 257320, 257384, 257385, 438264, 438267, H01L 29788, H01L 2976

Patent

active

058118535

ABSTRACT:
A method of forming a memory cell structure in a semiconductor substrate that does not have a shorting problem between a floating gate and a source/drain region of the substrate by depositing a thick spacer oxide layer on top of the floating gate and the source/drain region to a sufficient thickness such that electrical insulation is provided thereinbetween to prevent the occurrence of a short or the formation of a silicide bridge. The invention is also directed to a semiconductor device fabricated by the method.

REFERENCES:
patent: 4853895 (1989-08-01), Mitchell et al.
patent: 4996572 (1991-02-01), Tanaka et al.
patent: 5036378 (1991-07-01), Lu et al.
patent: 5041886 (1991-08-01), Lee
patent: 5051796 (1991-09-01), Gill
patent: 5494838 (1996-02-01), Chang et al.
patent: 5576569 (1996-11-01), Yang et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Single-side oxide sealed salicide for EPROMS does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-side oxide sealed salicide for EPROMS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-side oxide sealed salicide for EPROMS will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1624879

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.