Electricity: electrical systems and devices – Electrostatic capacitors – Fixed capacitor
Patent
1986-04-10
1988-09-06
Tolin, G. P.
Electricity: electrical systems and devices
Electrostatic capacitors
Fixed capacitor
357 79, 357 81, H05K 720
Patent
active
047697440
ABSTRACT:
Solder layers in a semiconductor chip package, which electrically interconnect conductors used to gain electrical access to the electrodes on the semiconductor chip, are subjected to a transverse compressive force in excess of about 2 pounds per square inch. The semiconductor chip package can thereby undergo a marked increase in the number of cycles of heating and cooling before it fails due to increased thermal resistance arising from structural degradation of the solder layers.
REFERENCES:
patent: 2825014 (1958-02-01), Willemse
patent: 3218524 (1965-11-01), Reintgen et al.
patent: 3248615 (1966-04-01), Weisshaar et al.
patent: 3293509 (1966-12-01), Emeis
patent: 3378735 (1968-04-01), Emeis
patent: 3858096 (1974-12-01), Kuhrt et al.
patent: 3969754 (1976-07-01), Kuniya et al.
patent: 4129243 (1978-12-01), Cusano et al.
patent: 4381032 (1983-04-01), Cutchaw
patent: 4402004 (1983-08-01), Iwasaki
patent: 4558510 (1985-12-01), Tani
Dumaine et al., "Circuit Package, "IBM Technical Disclosure Bulletin", vol. 21, No. 7 12/78 p. 2852.
"Feature Products," EDN issue of 16 Sep. 1981 at p. 215.
R. O. Carlson et al., "Thermal Design for Power Seimconductor Packages," 82CRD264 (Oct. 1982), 10 pages.
R. T. Howard, "Optimization of Indiun-Lead Alloys for Controlled Collapse Chip Connection Application," IBM J. Res. Develop., vol. 26, No. 3, May 1982 pp. 372-378.
R. C. Chu et al., "Conduction Cooling for an LSI Package: A One-Dimensional Approach," IBM J. Res. Develop., vol. 26, No. 1 (Jan. 1982), pp. 45-54.
S. Oktay et al., "A Conduction Cooled Module for High-Performance LSI Devices," IBM J. Res. Develop., vol. 26, No. 1, (Jan. 1982), pp. 55-66.
Carlson Richard O.
Neugebauer Constantine A.
Davis Jr. James C.
General Electric Company
Ochis Robert
Snyder Marvin
Thompson Gregory D.
LandOfFree
Semiconductor chip packages having solder layers of enhanced dur does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor chip packages having solder layers of enhanced dur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor chip packages having solder layers of enhanced dur will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1610215