Memory store from a register pair conditional upon a selected st

Details Memory store from a register pair conditional upon a selected st Memory store from a register pair conditional upon a selected st

1993-11-30

2000-05-02

Vu, Viet D.

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

712226, 712234, G06F 9312

Patent

active

060584734

ABSTRACT:
A memory store operation comes from one of a pair of registers selected by an arithmetic logic unit condition. An instruction logic circuit (250, 660) controls an addressing circuit (120) to store data in a first register into memory if a selected status bit has a first state and to store data in a second register associated with the first register into memory if the selected status bit has a second state in response to a register pair conditional store instruction. The bits may indicate a negative output of the arithmetic logic unit (230), a carry out signal, an overflow, or a zero output. The register pair conditional store instruction designates a particular one of the status bits to control the conditional store. The instruction logic circuit (250, 660) substitutes the selected status bit for a least significant bit of the register number. Thus memory store is from the first register if the status bit is "1" and is from the second register if the status bit is "0". In a further embodiment the register pair conditional write instruction is conditional. The write operation aborts if the designated condition is true. In the preferred embodiment of this invention, the arithmetic logic unit (230), the status register (210), the data registers (200) and the instruction decode logic (250, 660) are embodied in at least one digital image/graphics processor (71) as a part of a multiprocessor formed in a single integrated circuit (100) used in image processing.

REFERENCES:
patent: Re33316 (1990-08-01), Katsuta et al.
patent: 3397940 (1968-08-01), Brantingham
patent: 4023023 (1977-05-01), Bourrez et al.
patent: 4179746 (1979-12-01), Tubbs
patent: 4589087 (1986-05-01), Anslader et al.
patent: 4821225 (1989-04-01), Ando et al.
patent: 4882709 (1989-11-01), Wyland
patent: 4970499 (1990-11-01), Ryherd et al.
patent: 5091782 (1992-02-01), Krause et al.
patent: 5125092 (1992-06-01), Prener
patent: 5142621 (1992-08-01), Guttag et al.
patent: 5185819 (1993-02-01), Ng et al.
patent: 5197140 (1993-03-01), Balmer
patent: 5212777 (1993-05-01), Gove et AL.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5274777 (1993-12-01), Kawata
Microprocessor Report, Slater Michael, "IIT Ships Programmable Video Processor", vol. 5, No. 20, Oct. 30, 1991 pp. 1, 6-7,13.

Affiliated with

Also associated with

Rating

Memory store from a register pair conditional upon a selected st does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory store from a register pair conditional upon a selected st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory store from a register pair conditional upon a selected st will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1602521