Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-02-26
1997-08-12
Niebling, John
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438628, 438629, 438643, H01L 2128
Patent
active
056565453
ABSTRACT:
A method for forming planarized tungsten plugs, for small diameter contact holes, using a RIE etchback process, has been developed. An objective of reducing a seam, inherent when filling holes with chemically vapor deposited materials, was realized by use of a minimum thickness of tungsten, just sufficient to fill the narrow contact hole. The attainment of the reduced tungsten seam was also aided via use of a low temperature deposition, as well as a slow deposition rate.
REFERENCES:
patent: 5231051 (1993-07-01), Boldi et al.
patent: 5286675 (1994-02-01), Chen et al.
patent: 5332691 (1994-07-01), Kinoshita et al.
patent: 5422310 (1995-06-01), Ito
patent: 5489552 (1996-02-01), Mechat et al.
patent: 5552340 (1996-09-01), Lee et al.
Bilodeau Thomas G.
Niebling John
Saile George O.
Taiwan Semiconductor Manufacturing Company Ltd
LandOfFree
Elimination of tungsten dimple for stacked contact or via applic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Elimination of tungsten dimple for stacked contact or via applic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elimination of tungsten dimple for stacked contact or via applic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-160071