Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1993-08-04
1995-04-25
Limanek, Robert P.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257381, 257385, 257756, 257757, H01L 23485, H01L 2954
Patent
active
054101743
ABSTRACT:
A method is provided for forming a polysilicon buried contact of an integrated circuit, and an integrated circuit formed according to the same. A field oxide region is formed over a portion of a substrate leaving an exposed active region. An oxide layer is formed over the active region. A first photoresist layer is formed and patterned over the first silicon layer. The first silicon layer is then etched to form an opening therethrough to expose a portion of the oxide layer. The oxide layer is etched through the opening to expose a portion of the substrate. a conductive etch stop layer is formed over the exposed portion of the substrate and the first photoresist layer. The first photoresist layer and the etch stop layer overlying the first photoresist layer are then removed. A second silicon layer is formed over the first silicon layer and the remaining etch stop layer. A second photoresist layer is formed and patterned over the second silicon layer. The first and second silicon layers are then etched to form a conductive structure contacting the exposed portion of the substrate through the etch stop layer.
REFERENCES:
patent: 4033026 (1977-07-01), Pashley
patent: 4187602 (1980-02-01), McElroy
patent: 4413402 (1983-11-01), Erb
patent: 4549199 (1985-10-01), Yamauchi et al.
patent: 4657628 (1987-04-01), Holloway et al.
patent: 4901134 (1990-02-01), Misawa et al.
patent: 4924295 (1990-05-01), Kuecher
patent: 5008210 (1991-04-01), Chiang et al.
IBM Technical Disclosure Bulletin, vol. 25 No. 8, Jan. 1983 "Buried Contact/Depletion Device Process" R. C. Dockerty, pp. 4025-4026.
IBM Technical Disclosure Bulletin, vol. 25 No. 8, Jan. 1983 "Process To Fabricate Buries Contacts", Edenfeld, et al., pp. 4067-4068.
Hewlett-Packard Journal, vol. 33 (1982) Oct., No. 10 Amstelveen, Nederland, "HQMOS: A High-Performance NMOS Technology" Horng-Sen Fu, et al., pp. 21-27.
IBM Technical Disclosure Bulletin, vol. 24, No. 7B, Dec. 1981 "Buried Contact In IC Technology", G. J. Hu and M. Y. Tsai, pp. 3696-3697.
Philips Journal of Research 44 (1989) Jul. 28, Nos. 2/3, Eindhoven, NL; "A 1 .mu.m CMOS Process for Logic Applications" K. Osinski, et al., pp. 257-291.
Brown Peter Toby
Hill Kenneth C.
Jorgenson Lisa K.
Limanek Robert P.
Robinson Richard K.
LandOfFree
Contact structure for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Contact structure for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Contact structure for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1569656