Method and apparatus for selecting the oldest queued instruction

Details Method and apparatus for selecting the oldest queued instruction Method and apparatus for selecting the oldest queued instruction

1995-09-05

1998-04-28

Lim, Krisna

395390, G06F 930

Patent

active

057457263

ABSTRACT:
An instruction selector receives M instructions per clock cycle and stores N instructions in an instruction queue memory. An instruction queue generates a precedence matrix indicative of the age of the N instructions. A dependency checker determines the available registers for executing the instructions ready for execution.
An oldest-instruction selector selects the M oldest instructions responsive to the precedence matrix and the eligible queue entry signals. The instruction queue provides the M selected instructions to execution units for execution. Upon completing the instructions, the execution units provide register availability signals to the dependency checker to release the registers used for the instructions.

REFERENCES:
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5150470 (1992-09-01), Hicks et al.
patent: 5404470 (1995-04-01), Miyake
patent: 5404552 (1995-04-01), Ikenaga
patent: 5522052 (1996-05-01), Inoue et al.
patent: 5625837 (1997-04-01), Popescu et al.
Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers" IEEE Transactions on Computers, vol. 39, No. 3, Mar. 1990.
Val Popescu et al; "The Metaflow Architecture"; pp. 349-359 IEEE Jun. 1991, pp. 10-73.
"Scanning Techniques for Managing Processor Instruction Look-Ahead Controls", R. M. Meade, IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr. 1988, pp. 308-311.
"Multiprocessing Instruction Buffer", IBM Technical Disclosure Bulletin, vol. 8, No. 7, Dec. 1965, pp. 962-964.
"Hardware Extration of Low-Level Concurrency from Serial Instruction Streams", A. K. Uht and R. G. Wedig, Proceedings of the 1986 Int'l Conference on Parallel Processing, Aug. 19-22, 1986, pp. 729-736.
"Pre-Decoding Mechanism for Superscalar Architecture", K. Minagawa, M. Saito and T. Aikawa, IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, May 9-10, 1991, pp. 21-24.

Affiliated with

Also associated with

Rating

Method and apparatus for selecting the oldest queued instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for selecting the oldest queued instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selecting the oldest queued instruction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1542406