Static information storage and retrieval – Read/write circuit – Accelerating charge or discharge
Patent
1998-08-14
1999-09-14
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Accelerating charge or discharge
365203, 365205, 365196, 365207, G11C 700
Patent
active
059532742
ABSTRACT:
Each of memory cells has one MOS transistor including a drain region, a source region, a channel region and a gate electrode. An impurity-introducing area of the channel region is varied in the width direction of the channel region to store data of plural bits in the memory cell.
REFERENCES:
patent: 4449203 (1984-05-01), Adhoch
patent: 4472791 (1984-09-01), Haken
patent: 4495602 (1985-01-01), Sheppard
patent: 4503518 (1985-03-01), Iwahashi
patent: 4604732 (1986-08-01), van Tran
patent: 5012448 (1991-04-01), Matsuoka et al.
patent: 5040148 (1991-08-01), Nakai et al.
patent: 5138579 (1992-08-01), Tatsumi
patent: 5191552 (1993-03-01), Nakai et al.
patent: 5311463 (1994-05-01), Taji
patent: 5407844 (1995-04-01), Smayling et al.
patent: 5411908 (1995-05-01), Santin et al.
patent: 5504708 (1996-04-01), Santin et al.
patent: 5506805 (1996-04-01), Hirose et al.
"Mid-Level Current Generator Circuit", IBM Technical Disclosure Bulletin, vol. 33, No. 1B, Jun. 1990, pp. 386-388.
Kabushiki Kaisha Toshiba
Nguyen Viet Q.
LandOfFree
Semiconductor memory device capable of storing plural-bit data i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of storing plural-bit data i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of storing plural-bit data i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1516584