Porous insulator for line-to-line capacitance reduction

Details Porous insulator for line-to-line capacitance reduction Porous insulator for line-to-line capacitance reduction

1996-06-13

1999-01-12

Everhart, Caridad

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438624, 438781, H01L 2144

Patent

active

058588710

ABSTRACT:
An interconnect structure and method is described herein. First, interconnect lines 14a-d are formed on a semiconductor body 10. Then, a dielectric layer 20 is coated over the semiconductor body and the interconnect lines 14a-d to a thickness sufficient to more than fill the gaps between adjacent interconnect lines. The dielectric layer 20 is baked and then cured at a elevated temperature greater than the baking temperature. By using baking, then curing, the dielectric layer 20 inside the gaps has a lower density than that above interconnect lines and that in open fields. The removal of dielectric layer from the top of the interconnect lines by etchback is optional. Finally, a layer of silicon dioxide 12 is deposited over the interconnect lines 14a-d and the dielectric layer 20. In one embodiment, contact vias 11 are then etched through the silicon dioxide 12 and dielectric layer 20 to the interconnect lines 14a-c. Preferably, the dielectric material is spun on. One advantage of the invention is providing a metallization scheme that reduces line-to-line capacitance. A further advantage of the invention is providing a metallization scheme that reduces crosstalk and power dissipation. A further advantage of the invention is providing a dielectric layer between interconnect lines having a lower density and a lower dielectric constant than dense silicon dioxide.

REFERENCES:
patent: 5003062 (1991-03-01), Yen
patent: 5043789 (1991-08-01), Linde et al.
patent: 5106787 (1992-04-01), Yen
patent: 5119170 (1992-06-01), Iwamatsu
patent: 5223804 (1993-06-01), Usui
patent: 5250472 (1993-10-01), Chen et al.
patent: 5312512 (1994-05-01), Allman et al.
patent: 5371046 (1994-12-01), Liaw et al.
patent: 5432128 (1995-07-01), Tsu
patent: 5441915 (1995-08-01), Lee
patent: 5527737 (1996-06-01), Jeng
patent: 5548159 (1996-08-01), Jeng

Affiliated with

Also associated with

Rating

Porous insulator for line-to-line capacitance reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Porous insulator for line-to-line capacitance reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Porous insulator for line-to-line capacitance reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1515176