Multiple logic family compatible output driver

Details Multiple logic family compatible output driver Multiple logic family compatible output driver

Filed on

1996-06-25

Date issued

1999-09-14

Examiner

Santamauro, Jon

Patent Class

Electronic digital logic circuitry

SubClass

Interface

SubSubClass

Supply voltage level shifting

Other Related Categories

326 58, 326 81, 326 83, H03K 190185

Type

Patent

Status

active

Patent number

059528478

Description

ABSTRACT:
The output buffer circuit according to the present invention is connected to an I/O pad of the integrated circuit. The output buffer circuit includes an output totem pole, a level shifter and enable logic. The output totem pole has a first input connected to the level shifter and a second input connected to the enable logic. The output of the totem pole is connected to an I/O pad. The totem pole includes a pullup transistor connected to 3.3 volt Vcc and a pulldown transistor connected to ground. In a first embodiment of the invention, the pullup transistor in the totem pole is an N-channel MOS transistor, and in a second embodiment of the invention, the pullup transistor in the totem pole is a P-channel MOS transistor formed in an N-well tied to the 5 volt Vcc. In the first embodiment of the present invention, the N-Channel MOS pullup transistor is turned on by a 5 volt signal from the level shifter. In the second embodiment of the present invention, the P-Channel MOS pullup transistor is turned on by a ground level signal from the level shifter. The enable logic drives the output of the totem pole in response to input signals to the enable logic. The inputs to the enable logic are a Data input, a Global enable input and an Output enable input.

REFERENCES:
patent: 4638187 (1987-01-01), Boler et al.
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4700130 (1987-10-01), Bloemen
patent: 4706216 (1987-11-01), Carter
patent: 4713557 (1987-12-01), Carter
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4772812 (1988-09-01), Desmarais
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4870300 (1989-09-01), Nakaya et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4928023 (1990-05-01), Marshall
patent: 4959561 (1990-09-01), McDermott et al.
patent: 4978905 (1990-12-01), Hoff et al.
patent: 5046035 (1991-09-01), Jigour et al.
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5121394 (1992-06-01), Russell
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5220215 (1993-06-01), Douglas et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5258319 (1993-11-01), Inuishi et al.
patent: 5286992 (1994-02-01), Ahrens et al.
patent: 5300830 (1994-04-01), Hawes
patent: 5300832 (1994-04-01), Rogers
patent: 5317698 (1994-05-01), Chan
patent: 5394034 (1995-02-01), Becker et al.
patent: 5396128 (1995-03-01), Dunning et al.
patent: 5399920 (1995-03-01), Van Tran
patent: 5400262 (1995-03-01), Mohsen
patent: 5430335 (1995-07-01), Tanoi
patent: 5473268 (1995-12-01), Declercq et al.
patent: 5546019 (1996-08-01), Liao
patent: 5559464 (1996-09-01), Orii et al.
patent: 5670905 (1997-09-01), Keeth et al.
"ASIC Vendors Round Out Transition Paths from 5-V to 3-V Systems", Feb. 1994, Computer Design's ASIC Design, p. A8.
"H4CplusTM Series CMOS Arrays with Mixed 3.3V/5.0V Levels", 1992, Motorola.
"ISSCC 92 Session 6/Microprocessors/Paper TA 6.2", 1992, IEEE International Solid-State Circuits Conference, pp. 106-107.
Smith, Daniel E. "Using the iFX780 FPGA in Hybrid 3.3V/5V Systems", Sep. 1992, Intel Application Brief, pp. 1-7.
"Tips for Straddling the 3-V to 5-V Fence", Apr. 4, 1994, Electronic Design.
Wahlstrom, et al., "An 11000-Fuse Electrically Erasable Programmable Logic Device (EEPLD) with an Extended Macrocell", 1988, IEEE, pp. 916-922.

Affiliated with

Also associated with

Rating

Multiple logic family compatible output driver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple logic family compatible output driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple logic family compatible output driver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1513538