System for memory error handling

Details System for memory error handling System for memory error handling

1998-11-30

2000-07-04

Beausoliel, Jr., Robert W.

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

G06F 1100

Patent

active

060853395

ABSTRACT:
A computer system stores data according to a plurality of different error handling schemes. The computer system includes a memory controller with a plurality of different error handling modules, each of which can be selectively associated with one or more memory blocks. Each of the error handling modules is structured to write data to and read data from its associated memory block according to a different error handling scheme. A memory controller includes a separate configuration register for each of the plurality of memory blocks. Each configuration register stores an indication of the error handling module that will be employed to write data to and read data from the memory block associated with the configuration register.

REFERENCES:
patent: 3668644 (1972-06-01), Looschen
patent: 5499384 (1996-03-01), Lentz et al.
patent: 5550988 (1996-08-01), Saranghar et al.
patent: 5588112 (1996-12-01), Dearth et al.
patent: 5604753 (1997-02-01), Bauer et al.

Affiliated with

Also associated with

Rating

System for memory error handling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for memory error handling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for memory error handling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1496593