Electrical computers and digital processing systems: memory – Address formation – Combining two or more values to create address
Patent
1996-04-17
2000-07-04
Yoo, Do Hyun
Electrical computers and digital processing systems: memory
Address formation
Combining two or more values to create address
711117, 711118, 711119, G06F 1202
Patent
active
060853026
ABSTRACT:
A microprocessor including address generation units configured to perform address generation for memory operations is provided. A reservation station associated with one of the address generation units receives the displacement from an instruction and an indication of the selected segment register upon decode of the instruction in a corresponding decode unit within the microprocessor. The displacement and segment base address from the selected segment register are added in the reservation station while the register operands for the instruction are requested. If the register operands are provided upon request (as opposed to a reorder buffer tag), the displacement/base sum and register operands are passed to the address generation unit. The address generation unit adds the displacement/base sum to the register operands, thereby forming the linear address. If register operands are not provided upon request (i.e. one or more reorder buffer tags are received instead of the corresponding register operand), then the reservation station stores the displacement/base sum and register operands/tags. Once each register operand has been provided, the displacement/base sum and register operands are conveyed to the address generation unit. Data address generation responsibilities are thereby fulfilled by the address generation units. Since the functional units of the microprocessor are relieved of address generation responsibilities, the functional units may be simplified.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4373182 (1983-02-01), Schultz et al.
patent: 4409654 (1983-10-01), Wada et al.
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5185871 (1993-02-01), Frey et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5233553 (1993-08-01), Shak et al.
patent: 5274776 (1993-12-01), Senta
patent: 5345569 (1994-09-01), Tran
patent: 5408626 (1995-04-01), Dixit
patent: 5423013 (1995-06-01), Baum et al.
patent: 5434987 (1995-07-01), Abramson
patent: 5511017 (1996-04-01), Cohen et al.
patent: 5517657 (1996-05-01), Rodgers et al.
patent: 5519841 (1996-05-01), Sager et al.
patent: 5524263 (1996-06-01), Griffth et al.
patent: 5546593 (1996-08-01), Kimura et al.
patent: 5559975 (1996-09-01), Christie et al.
patent: 5568630 (1996-10-01), Killian et al.
patent: 5590297 (1996-12-01), Huck et al.
patent: 5590352 (1996-12-01), Zuraski, Jr. et al.
patent: 5612911 (1997-03-01), Timko
patent: 5615350 (1997-03-01), Heeson et al.
patent: 5655139 (1997-08-01), Thomson et al.
patent: 5664137 (1997-09-01), Abramson et al.
Johnson, Mike "Superscalar Microprocessor Design" Prentice Hall Englewood Cliffs, NJ 07632 1991, pp. 19-21.
Intel 1994 Pentium Processor Family User's Manual, vol. 1: Pentium Processor Family Data Book, pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman , "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
Mahalingaiah Rupaka
Tran Thang M.
Advanced Micro Devices , Inc.
Kosh Christopher P.
Merkel Lawrence J.
Nguyen Than V.
Yoo Do Hyun
LandOfFree
Microprocessor having address generation units for efficient gen does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having address generation units for efficient gen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having address generation units for efficient gen will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1496325