Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-11-13
2000-07-04
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711111, 713500, G06F 1300, G11C 700
Patent
active
060852852
ABSTRACT:
A data storage system is described which allows data storage devices with different characteristics, such as differing data rates and transfer speeds, to be connected, and intermixed, along a single data and communication link. The data storage system comprises a storage controller, a first data storage device, a second data storage device, and a data and communication link coupled therebetween. The storage controller transfers data to and from the first data storage device using data locations within the data and communication link to transfer a data byte, a parity location to transfer the associated parity bit, and a communication signal location to transfer a data clocking signal. The storage controller further transfers data to and from the second data storage device using the data locations to transfer a data byte and the parity location to transfer a data clocking, or a data strobe, signal. The storage controller also provides cyclic redundancy checking (CRC) to detect data transmission errors to the second device type, since the parity bit is no longer used to detect these errors.
REFERENCES:
patent: 4254473 (1981-03-01), Galdun et al.
patent: 4683530 (1987-07-01), Quatse
patent: 4860193 (1989-08-01), Bentley et al.
patent: 5014237 (1991-05-01), Masters et al.
patent: 5119482 (1992-06-01), Lloyd
patent: 5155735 (1992-10-01), Nash et al.
patent: 5206943 (1993-04-01), Callison et al.
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5461701 (1995-10-01), Voth
patent: 5469545 (1995-11-01), Vanbuskirk et al.
patent: 5488694 (1996-01-01), McKee et al.
patent: 5504929 (1996-04-01), Blair et al.
patent: 5535333 (1996-07-01), Allen, Jr. et al.
patent: 5537555 (1996-07-01), Landry et al.
patent: 5537567 (1996-07-01), Galbraith et al.
patent: 5928375 (1999-07-01), Lucas et al.
High-Data-Rate Video Storage Using Hard Disk Drives, IBM Technical Disclosure Bulletin, vol. 37, No. 12, Dec. 1994, pp. 505-507.
Interface Bus Configuration, IBM Technical Disclosure Bulletin, vol. 26, No. 3B, Aug. 1983, pp. 1709-1711.
Lucas Gregg Steven
Yanes Juan Antonio
Chan Eddie P.
International Business Machines - Corporation
Kim Hong
Sullivan Robert M.
LandOfFree
Intermixing different devices along a single data communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intermixing different devices along a single data communication , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intermixing different devices along a single data communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1496125