Cache-based computer system employing a peripheral bus interface

Details Cache-based computer system employing a peripheral bus interface Cache-based computer system employing a peripheral bus interface

1996-09-10

1998-06-02

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395309, G06F 1316

Patent

active

057617252

ABSTRACT:
A peripheral bus interface unit is provided that includes a data storage unit for temporarily storing data written from a peripheral unit, and a control unit that executes a write cycle on a system bus to transfer the data into a system memory. The control unit blocks certain communications, such as polling and interrupt communications between a microprocessor and the peripheral device if data temporarily stored within the data storage unit has not yet been transferred to the system memory. In addition, depending upon whether a complete line of data is to be transferred during the write cycle, the control unit either asserts or deasserts a snoop write-back signal. If the snoop write-back signal is asserted, a snoop write-back operation by, for example, a cache controller is allowed. If the snoop write-back signal is deasserted, a snoop write-back operation of the cache controller is suppressed. In one embodiment, a line monitor unit within the peripheral bus interface unit is employed to determine whether a full line of valid words are being transferred during a given cycle. An interrupt latch is also employed to detect an assertion of an interrupt signal generated by the peripheral unit when the peripheral unit has completed its requested transfer. After the control unit causes the corresponding data stored within the data storage unit to be written out to system memory, the asserted interrupt signal is forwarded to a microprocessor via the system bus.

REFERENCES:
patent: 5269005 (1993-12-01), Heil et al.
patent: 5283883 (1994-02-01), Mishler
patent: 5283904 (1994-02-01), Carson et al.
Hamacher et al., "Computer Organization," 1990, 209-262.

Affiliated with

Also associated with

Rating

Cache-based computer system employing a peripheral bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache-based computer system employing a peripheral bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache-based computer system employing a peripheral bus interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1474846