Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-08-13
1999-11-09
Shin, Christophter B.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711100, 710 51, G06F 1300
Patent
active
059833203
ABSTRACT:
A computer system having a bus, a bus master, and a plurality of semiconductor devices having bus transaction response characteristics that are configurable by the bus master via the bus. Each semiconductor device includes at least one register that is operative to store information specifying a manner in which the semiconductor device is to respond to transaction requests received from the bus. The bus master transmits the information to the semiconductor device via the bus lines of the bus when the bus in configured. The semiconductor device stores the information received from the bus lines in the register during configuration of the bus and thereafter responds to requests according to the information stored in register. Configurable bus transaction response characteristics may include a unique device identification for the semiconductor device, a range of addresses to which the semiconductor corresponds, or the bus access-time of the semiconductor device. The semiconductor device may be a memory device.
REFERENCES:
patent: 3633166 (1972-01-01), Picard et al.
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 3758761 (1973-09-01), Henrion
patent: 3771145 (1973-11-01), Wiener
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3882470 (1975-05-01), Hunter
patent: 3924241 (1975-12-01), Kronies
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 3972028 (1976-07-01), Weber et al.
patent: 3975714 (1976-08-01), Weber et al.
patent: 3983537 (1976-09-01), Parsons et al.
patent: 4007452 (1977-02-01), Hoff, Jr.
patent: 4038648 (1977-07-01), Chesley
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4191996 (1980-03-01), Chesley
patent: 4205373 (1980-05-01), Shah
patent: 4234934 (1980-11-01), Thorsrud
patent: 4247817 (1981-01-01), Heller
patent: 4249247 (1981-02-01), Patel
patent: 4263650 (1981-04-01), Bennett et al.
patent: 4286321 (1981-08-01), Baker et al.
patent: 4306298 (1981-12-01), McElroy
patent: 4315308 (1982-02-01), Jackson
patent: 4333142 (1982-06-01), Chesley
patent: 4354258 (1982-10-01), Sato
patent: 4355376 (1982-10-01), Gould
patent: 4373183 (1983-02-01), Means et al.
patent: 4385350 (1983-05-01), Hansen et al.
patent: 4443864 (1984-04-01), McElroy
patent: 4449207 (1984-05-01), Kung et al.
patent: 4468738 (1984-08-01), Hansen et al.
patent: 4470114 (1984-09-01), Gerhold
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4488218 (1984-12-01), Grimes
patent: 4500905 (1985-02-01), Shibata
patent: 4519034 (1985-05-01), Smith et al.
patent: 4571672 (1986-02-01), Hatada et al.
patent: 4595923 (1986-06-01), McFarland, Jr.
patent: 4630193 (1986-12-01), Kris
patent: 4635192 (1987-01-01), Ceccon et al.
patent: 4646270 (1987-02-01), Voss
patent: 4649511 (1987-03-01), Gdula
patent: 4649516 (1987-03-01), Chung et al.
patent: 4654655 (1987-03-01), Kowalski
patent: 4660141 (1987-04-01), Ceccon et al.
patent: 4675813 (1987-06-01), Locke
patent: 4706166 (1987-11-01), Go
patent: 4719627 (1988-01-01), Peterson et al.
patent: 4745548 (1988-05-01), Blahut
patent: 4748320 (1988-05-01), Yorimoto et al.
patent: 4758993 (1988-07-01), Takemae
patent: 4764846 (1988-08-01), Go
patent: 4770640 (1988-09-01), Walter
patent: 4775931 (1988-10-01), Dickie et al.
patent: 4779089 (1988-10-01), Theus
patent: 4785394 (1988-11-01), Fischer
patent: 4811202 (1989-03-01), Schabowski
patent: 4818985 (1989-04-01), Ikeda
patent: 4837682 (1989-06-01), Culler
patent: 4860198 (1989-08-01), Takenaka
patent: 4882669 (1989-11-01), Miura et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4975763 (1990-12-01), Baudouin et al.
patent: 4998069 (1991-03-01), Nguyen
patent: 5012408 (1991-04-01), Conroy
patent: 5023488 (1991-06-01), Gunning
patent: 5038317 (1991-08-01), Callan et al.
patent: 5038320 (1991-08-01), Heath et al.
patent: 5040153 (1991-08-01), Fung et al.
patent: 5111464 (1992-05-01), Farmwald et al.
patent: 5114423 (1992-05-01), Koper, Jr. et al.
patent: 5117494 (1992-05-01), Costes et al.
patent: 5129069 (1992-07-01), Helm et al.
patent: 5175831 (1992-12-01), Kumar
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5193199 (1993-03-01), Darlrymple
patent: 5371892 (1994-12-01), Peterson et al.
Hawley, David, "Superfast Bus Supports Sophisticated Transactions," High Performance Systems (Sep. 1989).
International Search Report Dated Jul. 8, 1991 for PCT Patent Application No. PCT/US91/02590 filed Apr. 16, 1991.
T. Yang, M. Horowitz, B. Wooley," A 4-ns 4K .times. 1-bit Two-Port BiCMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1030-1040 (Oct. 1988).
"Brundy Connects" Advertisement, Electronic Engineering Times, pp. T24-T25 (Feb. 24, 1986).
J. Frisone, "A Classification for Serial Loop Data Communications Systems," Raleigh Patent Operations (Nov. 2, 1972).
A. Khan, "What's the Best Way to Minimize Memory Traffic," High Performance Systems, pp. 59-67 (Sep. 1989).
N. Margulis, "Single Chip RISC CPU Eases System Design," High Perfomance Systems, pp. 34-36, 40-41, 44 (Sep. 1989).
R. Matick, "Comparison of Memory Chip Organizations vs. Reliability in Virtual Memories," FTCS 12th Annual Interntional Symposium Fault-Tolerant Computing, IEEE Computer Society Fault-Tolerant Technical Committee, pp. 223-227 (Jun. 22, 1982).
U.S. Patent Appliction Serial No. 444,643, filed Dec. 1, 1989, of Farmwald.
Agarwal et al., "Scaleable Director Schemes for Cache Consistency," 15th Intern. Symp. Comp. Architecture, pp. 280-289 (Jun. 1988).
Agarwal et al., "An Analytic Cache Model," ACM Trans. on Comp. Sys., vol. 7 (2), pp. 184-215 (May 1989).
Beresford, "How to Tame High Speed Design," High Performance Systems, pp. 78-83 (Sep. 1989).
Carson, "Advance On-Focal Plane Signal Processing for Nonplanar Infrared Mosaics," SPIE, vo. 311, pp. 53-58 (1981).
Chesley, "Virtual Memory Integration," Submitted to IEETC (Sep. 1983).
Davidson, "Electrical Desing of a High Speed Computer Package," IBM J. Res. Develop., vol. 26, No. 3, pp. 349-361 (1982).
Hart, "Multiple Chips Speed CPU Subsystems," High Performance Systems, pp. 46-55 (Sep. 1989).
Horowitz et al., "MIPS-X: A 20-MIPS Peak, 32-bit Microprocessor with On-Chip Cache," IEEE J. Solid State Circuits, vol. SC-22, No. 5, pp. 790-798 (Oct. 1987).
Kwon et al., "Memory Chip Organizations for Improved Reliability in Virtual Memories," IBM Technical Disclosure Bulletin, vol. 25, No. 6, pp. 2952-2957 (Nov. 1982).
Pease et al., "Physical Limits to the Useful Packaging Density of Electronic Systems," (Sep. 1988).
Peterson, "System-Level Concerns Set Performance Gains," High Performance Systems, pp. 71-77 (Sep. 1989).
H. Schumacher et al., "CMOS Subnanosecond True-ECL Output Buffer," IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 150-154 (Feb. 1990).
Wooley et al., "Active Substrate System Integration," Private Communicatin, Semiconductor Research Corporation, 4 pages (Mar. 15, 1988).
Farmwald Michael
Horowitz Mark
Rambus Inc.
Shin Christophter B.
LandOfFree
Method and apparatus for externally configuring and modifying th does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for externally configuring and modifying th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for externally configuring and modifying th will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1470297