Semiconductor memory with delay means to reduce peak currents

Static information storage and retrieval – Read/write circuit – Signals

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365203, 365227, 365205, G11C 1140, G11C 700

Patent

active

045569614

ABSTRACT:
A semiconductor device comprises a plurality of data supply circuits, output circuits for producing a plurality of data delivered from the data supply circuit and delay circuit for transferring respective data from each data supply circuit to a different output circuit with a different delay time. Each data supply circuit includes a plurality of row lines, a row decoder for selecting the row line in response to an address signal, a plurality of memory cell arrays including memory cells selectively driven by the row line and storing data, a plurality of column lines to receive data read out from the memory cell array, and a column decoder for selecting said column lines. The delay circuit prevents a plurality of data from being simultaneously outputted.

REFERENCES:
patent: 3688264 (1972-08-01), Dingwall
patent: 3706078 (1972-12-01), Hilberg
patent: 3866061 (1975-02-01), Wen et al.
patent: 4045785 (1977-08-01), Kirkpatrick, Jr.
patent: 4204277 (1980-05-01), Kinoshita
patent: 4222112 (1980-09-01), Clemons et al.
patent: 4344156 (1982-08-01), Eaton, Jr. et al.
patent: 4354256 (1982-10-01), Miyasaka
patent: 4417328 (1983-11-01), Ochii
General Instrument's New 8,192-Bit Earom Relies on Metal-Nitride-Oxide Technology . . . Electronics 40 (Sep. 16, 1976).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory with delay means to reduce peak currents does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory with delay means to reduce peak currents, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with delay means to reduce peak currents will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1398011

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.