Semiconductor memory device including a redundancy circuitry for

Details Semiconductor memory device including a redundancy circuitry for Semiconductor memory device including a redundancy circuitry for

1990-11-26

1992-09-08

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Bad bit

365 96, G11C 1300

Patent

active

051464292

ABSTRACT:
A semicondcutor memory device includes an array of a plurality of memory cells arranged in a matrix manner, and a row or column decoder responsive to an external address signal for generating a row or column selecting signal. The memory cell array comprises (n+1) rows or columns. The row or column decoder comprises n output nodes. Transmission gates are provided between the decoder output node and row lines or column selecting lines for connecting each output node and each row line or column selecting line. The transmission gates are formed of a pair of CMOS transmission gates, whereby one output node is connected to two adjacent row lines or column selecting lines. This memory device further includes a circuit defining the connection manner of the transmission gate. This defining circuit turns one pair of CMOS transmission gates ON and OFF complementally. When there is a defective memory cell, the decoder output nodes are grouped into a first group including the output node corresponding to the faulty row or column having the defective memory cell, and a second group formed of the remaining output nodes. The defining circuit applies control signals to the CMOS transmission gates so that the ON/OFF states of the CMOS transmission gate pair related to the first group of output nodes and the CMOS transmission gate pair related to the second group of output node differ. The memory device further includes switching devices provided corresponding to each row line or column selecting line, responsive to the control signal from the defining cirucit to be turned on/off. This switching device connects only the faulty row line or the faulty column selecting line to the reference potential fixedly.

REFERENCES:
patent: 4389715 (1983-06-01), Eaton et al.
"An Ultralow Power 8K X 8-Bit Full CMOS RAM with a Six-Transistor Cell", IEEE Journal of Solid-State Circuits, vol. SC-17, No. 5, Oct. 1982, by Kiyofumi Ochii et al., pp. 797-803.
"32K and 16K Static MOS RAMs Using Laser Redundancy Techniques", by Richard J. Smith et al, 1982 Digest of Technical Papers, Feb. 10-12, 1982, pp. 252-253.

Affiliated with

Also associated with

Rating

Semiconductor memory device including a redundancy circuitry for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device including a redundancy circuitry for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device including a redundancy circuitry for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-139614