Multi-first-in-first-out memory circuit

Details Multi-first-in-first-out memory circuit Multi-first-in-first-out memory circuit

1995-06-28

1997-01-14

Nelms, David C.

Static information storage and retrieval

Addressing

Multiple port access

36523008, 36523009, 365239, 395501, 395507, 395516, G11C 800, G06F 1500, H01J 300

Patent

active

055947026

ABSTRACT:
A multi-first-in-first-out (henceforth "multi-FIFO") memory circuit in accordance with this invention comprises: (1) a plurality of groups of storage elements, for example, each group corresponds to a first-in-first-out (FIFO) memory (2) a time multiplexed first address generator for generating address signals of a storage element from a first group that is cyclically selected from the plurality of groups by a sequencer included in the first address generator and (3) a second address generator for generating address signals of a number of successive storage elements from a second group that is selected from the plurality of groups by a signal on a group request terminal of the second address generator. In one embodiment the storage elements are part of a dualport random-access-memory (RAM), and are accessed by each of the first and second address generators using a number of pairs of pointer registers that are coupled to the address generators. Each pair of pointer registers includes a read pointer register that indicates a corresponding group's next storage element to be read and a write pointer register that indicates the group's next storage element to be written.

REFERENCES:
patent: 5333274 (1994-07-01), Amini et al.
patent: 5353403 (1994-10-01), Kohiyama et al.
International Standard ISO/IEC 8802-3:1992 (Information Technology--Local and Metropolitan Area Networks--Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA /CD) Access Method and Physical Layer Specifications), Third Edition, The Institute of Electrical and Electronic Engineers, Inc., 1992, pp. 31-41, 43-47, 49-78, 81-119, and 121-149.
DP83934 LAN Data Book, National Semiconductor Corporation, Santa Clara, California, Undated (prior to Jun. 28, 1995), pp. 1-468 to 1-477.
"Document X", Materials submitted under seal which are considered to be proprietary and which are being submitted for consideration under MPEP .sctn.724.

Affiliated with

Also associated with

Rating

Multi-first-in-first-out memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-first-in-first-out memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-first-in-first-out memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1393776