Circuit and method for providing a substantially constant time d

Details Circuit and method for providing a substantially constant time d Circuit and method for providing a substantially constant time d

1998-01-27

1999-06-29

Nguyen, Tan T.

Static information storage and retrieval

Read/write circuit

Signals

365226, 327262, 327261, G11C 700

Patent

active

059177624

ABSTRACT:
A delay circuit provides a substantially constant delay over a range of power-supply voltages. The delay circuit includes an input terminal that receives an input signal, an output terminal that provides an output signal, and a supply terminal that receives a supply voltage. A delay stage is coupled between the input and the output terminals and, when the supply voltage has a predetermined value, generates the output signal a predetermined delay time after it receives the input signal. A control stage is coupled between the supply terminal and the delay stage and regulates the supply current that flows between the supply terminal and the delay stage such that the delay time of the delay stage remains substantially equal to the predetermined delay time as the supply voltage varies from the predetermined value.

REFERENCES:
patent: 5164621 (1992-11-01), Miyamoto
patent: 5748542 (1998-05-01), Zheng et al.

Affiliated with

Also associated with

Rating

Circuit and method for providing a substantially constant time d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for providing a substantially constant time d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for providing a substantially constant time d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1381986