Single chip IC tester architecture

Details Single chip IC tester architecture Single chip IC tester architecture

1992-06-08

1993-10-19

Karlsen, Ernest F.

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

324 731, 371 223, G01R 3128

Patent

active

052549429

ABSTRACT:
An integrated circuit (IC) test architecture and technique which can be used in conformity with the IEEE 1149.1 test standard and configured on a single chip. This chip can be remotely controlled via a PC or workstation to generate stimulus and collect response data to fully test an IC which matches the foot print of the test chip. The specified technique uses the IEEE test standard with additional logic on a single chip which permits at speed test functional test of ICs. The test chip can be connected to a PC or workstation via the four (4) channel Test Access Port. By remotely controlling the test chip from the PC or Workstation, stimulus and response data can be generated to completely test any Integrated circuit having a foot print matching the IC of the test chip. In one embodiment, the test chip is mounted on a probe card for at speed functional test of wafers. In another embodiment, the test chip is placed in a socket or adapter for at speed package level test. In another embodiment, the test chip is sandwiched between a device under test (DUT) and the PCB on which the DUT is mounted for at speed board test.

REFERENCES:
patent: 4931722 (1990-06-01), Stoica
patent: 5001713 (1991-03-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5103450 (1992-04-01), Whetsel
patent: 5132635 (1992-07-01), Kennedy
patent: 5155732 (1992-10-01), Jarwala et al.

Affiliated with

Also associated with

Rating

Single chip IC tester architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single chip IC tester architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip IC tester architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1354715