Electrical computers and digital data processing systems: input/ – Interrupt processing
Patent
1997-12-17
2000-03-28
Myers, Paul R.
Electrical computers and digital data processing systems: input/
Interrupt processing
711133, G06F 946
Patent
active
060444304
ABSTRACT:
A CPU includes a real time interrupt (RTI) control unit configured to control real time interrupt capabilities of the CPU. Upon receipt of a real time interrupt signal via an RTI pin, the RTI control unit interrupts the currently executing instructions at an instruction boundary in order to execute the interrupt service routine. Instead of using the interrupt acknowledge cycles normally used to locate an interrupt vector, and then using the interrupt vector to locate an interrupt descriptor, the interrupt descriptor is stored in an RTI register coupled to the RTI control unit. In one embodiment, the CPU is configured not to save processor context upon initiation of a real time interrupt. Instead, as register resources are needed by the real time service routine, these resources are allocated. Registers allocated for real time use are indicated in the RTI register. In yet another embodiment, the CPU is configured with lockable cache lines in the instruction and data caches. An RTI bit is defined in the code and data segment descriptors for indicating whether or not the code/data within the segment is real time code/data (i.e. is used in an RTI service routine). The code/data within these segments is locked into the instruction and/or data cache. The cache replacement algorithm employed by the cache attempts to select a non-locked cache line for storing a cache line being transferred into the cache.
REFERENCES:
patent: 3017092 (1962-01-01), Rent et al.
patent: 4463420 (1984-07-01), Fletcher
patent: 4709324 (1987-11-01), Kloker
patent: 4796223 (1989-01-01), Sugita et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5365476 (1994-11-01), Mukhanov
patent: 5487162 (1996-01-01), Tanaka et al.
patent: 5631952 (1997-05-01), O'Barr et al.
patent: 5638537 (1997-06-01), Yamada et al.
patent: 5644755 (1997-07-01), Wooten
patent: 5659760 (1997-08-01), Enami
patent: 5748970 (1998-05-01), Miyaji et al.
patent: 5802574 (1998-09-01), Atallah et al.
patent: 5913224 (1999-06-01), MacDonald
Pentium.TM. Processor User's Manual, vol. 3, Architecture and Programming Manual, published by Intel Corporation, 1993, Chapter 20: System Management Mode, pp. 20-1 to 20-9.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Merkel Lawrence J.
Myers Paul R.
LandOfFree
Real time interrupt handling for superscalar processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Real time interrupt handling for superscalar processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real time interrupt handling for superscalar processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1335392