Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent
1997-11-10
1999-07-20
Santamauro, Jon
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
326112, 326122, H03K 19096, H03K 19094
Patent
active
059260386
ABSTRACT:
A two-phase dynamic logic circuit for complementary GaAs HIGFET fabrication rocesses has a precharge transistor connected between a precharge voltage source and an output node of the logic circuit. The precharge transistor is controlled by a clock signal such that the output node precharges when the clock signal is low and is isolated from the precharge voltage source when the clock signal is high. An evaluate transistor connected to the output node and an NFET logic block has a first terminal connected to the evaluate transistor such that the evaluate transistor is between the NFET logic block and the output node. A second terminal of the logic block is connected to a voltage source and a data input terminal that is arranged to receive data input signals. The NFET logic block includes on or more transistor(s) is arranged to generate a logic value. The evaluate transistor is controlled by the clock signal such that when the clock signal is low, the output node is isolated form the NFET logic block, and when the clock signal is high, the logic value generated by the logic block is allowed to determine the voltage on the output node of the logic circuit. A pass-gate is arranged to receive an input signal and conditionally pass the input signal to the gate(s) of the transistor(s) in the NFET logic block under the control of the clock signal such that the input is allowed to influence the gate voltage of the evaluation transistor when the clock signal is low, but is not allowed to influence the gate voltage of the transistor(s) in the logic block when the clock signal is high.
REFERENCES:
patent: 3755689 (1973-08-01), Elmer et al.
patent: 3909627 (1975-09-01), Mizuno
patent: 4769562 (1988-09-01), Ghisio
patent: 4812685 (1989-03-01), Anceau
patent: 5015882 (1991-05-01), Houston et al.
patent: 5070262 (1991-12-01), Hashimoto
patent: 5144163 (1992-09-01), Matsuzawa et al.
patent: 5208489 (1993-05-01), Houston
patent: 5483181 (1996-01-01), D'Souza
Fouts Douglas Jai
Shehata Khaled Ali
Lincoln Donald E.
Santamauro Jon
The United States of America as represented by the Secretary of
LandOfFree
Two-phase dynamic logic circuits for gallium arsenide complement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two-phase dynamic logic circuits for gallium arsenide complement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-phase dynamic logic circuits for gallium arsenide complement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1324865