Direct memory access channel architecture and method for recepti

Details Direct memory access channel architecture and method for recepti Direct memory access channel architecture and method for recepti

1997-09-24

1998-09-08

Chan, Eddie P.

395854, G06F 1310

Patent

active

058059270

ABSTRACT:
An ethernet receive channel, corresponding to an ethernet controller, is contained within a direct memory access (DMA) controller. The DMA controller is connected to the CPU bus of a computer system through a bus interface and is also connected to an I/O bus, which is coupled to one or more I/O controllers, including an ethernet controller. The ethernet receive channel contains a buffer and multiple register sets storing the number of packets to be received for a particular DMA transfer, the address where the next byte of the incoming ethernet packet will be written in memory, and control information for the transfer. The address registers are initially programmed with the starting location for the transfer in main memory, which correspond to segments within chains of contiguous physical memory. During a transfer, the address registers are updated to contain the location where the next portion of the incoming ethernet packet will be written in memory.

REFERENCES:
patent: 4658350 (1987-04-01), Eggebrecht et al.
patent: 4695952 (1987-09-01), Howland
patent: 4730248 (1988-03-01), Watanabe et al.
patent: 4811306 (1989-03-01), Boning et al.
patent: 4831523 (1989-05-01), Lewis et al.
patent: 4878166 (1989-10-01), Johnson et al.
patent: 4935868 (1990-06-01), DuLac
patent: 5056011 (1991-10-01), Yoshitake et al.
patent: 5111425 (1992-05-01), Takeuchi et al.
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5155830 (1992-10-01), Kurashige
patent: 5175825 (1992-12-01), Starr
patent: 5185877 (1993-02-01), Bissett et al.
patent: 5187780 (1993-02-01), Clark et al.
patent: 5212795 (1993-05-01), Hendry
patent: 5228130 (1993-07-01), Michael
patent: 5241661 (1993-08-01), Concilio et al.
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5287457 (1994-02-01), Arimilli et al.
patent: 5287471 (1994-02-01), Kaytayose et al.
patent: 5291582 (1994-03-01), Drako et al.
patent: 5305317 (1994-04-01), Szczepanek
patent: 5319792 (1994-06-01), Ehlig et al.
patent: 5345566 (1994-09-01), Tanji et al.
patent: 5355452 (1994-10-01), Lam et al.
patent: 5369748 (1994-11-01), McFarland et al.
patent: 5373493 (1994-12-01), Iizuka
patent: 5381538 (1995-01-01), Amini et al.
patent: 5388217 (1995-02-01), Benzschawel et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5404522 (1995-04-01), Carmon et al.
patent: 5450551 (1995-09-01), Amini et al.
patent: 5450559 (1995-09-01), Begun et al.
patent: 5452432 (1995-09-01), Macachor
patent: 5485584 (1996-01-01), Hausman et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5497501 (1996-03-01), Kohzono et al.
patent: 5530902 (1996-06-01), McRoberts et al.
patent: 5594723 (1997-01-01), Inoue et al.
John P. Hayes, "Digital System Design and Microprocessors", 1984, pp. 644-650.
Hal Kop, "Hard Disk Controller Design Using the Intel.RTM. 8089", pp. 3-62-3-74.
"iAPX 86/88, 186/188 User's Manual Hardware Reference", Intel Corporation, 1985, pp. 4-1-4-40.
"8089 8 & 16-Bit HMOS I/O Processor", 1980, pp. 3-161-3-174.

Affiliated with

Also associated with

Rating

Direct memory access channel architecture and method for recepti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access channel architecture and method for recepti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access channel architecture and method for recepti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1294953