Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1996-12-20
1998-04-07
Trinh, Michael
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438153, 438596, H01L 2100
Patent
active
057364370
ABSTRACT:
An electrical interconnection method includes: a) providing two conductive layers separated by an insulating material on a semiconductor wafer; b) etching the conductive layers and insulating material to define and outwardly expose a sidewall of each conductive layer; c) depositing an electrically conductive material over the etched conductive layers and their respective sidewalls; and d) anisotropically etching the conductive material to define an electrically conductive sidewall link electrically interconnecting the two conductive layers. Such is utilizable to make thin film transistors and other circuitry.
REFERENCES:
patent: 4966864 (1990-10-01), Pfiester
patent: 4994400 (1991-02-01), Yamaguchi et al.
patent: 5015599 (1991-05-01), Verhaar
patent: 5026663 (1991-06-01), Zdebel et al.
patent: 5064776 (1991-11-01), Roberts
patent: 5100816 (1992-03-01), Rodder
patent: 5109267 (1992-04-01), Koblinger et al.
patent: 5112765 (1992-05-01), Cederbaum et al.
patent: 5155054 (1992-10-01), Itoh
patent: 5338959 (1994-08-01), Kim et al.
patent: 5348899 (1994-09-01), Dennison et al.
patent: 5459354 (1995-10-01), Hara
Colinge, J., et. al., "Silicon-On-Insulator `Gate-All-Around Device`", IEEE, IEDM 90-595-99 (1990).
Tanaka, T., et. al., "Analysis of P.sup.+ PolySi Double-Gate Thin-Film SOI MOSFETS", IEEE, IEDM 91-683-86 (1991).
Dennison Charles H.
Manning Monte
Micro)n Technology, Inc.
Trinh Michael
LandOfFree
Method of fabricating a bottom and top gated thin film transisto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a bottom and top gated thin film transisto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a bottom and top gated thin film transisto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-12750