Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-11-24
1999-11-23
Fahmy, Wael M.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438638, 438666, 438675, H01L 21283
Patent
active
059900016
ABSTRACT:
Disclosed is a semiconductor device, which has: a wiring corresponding to a critical path, a wiring delay time of which determines an operating speed of an entire circuit, and a wiring corresponding to other than the critical path. The critical path wiring and the other wiring are formed on the same wiring layer, wherein a thickness of at least a part of the critical path wiring is greater than that of the other wiring.
REFERENCES:
patent: 5034799 (1991-07-01), Tomita et a.
patent: 5045916 (1991-09-01), Vor et al.
patent: 5083188 (1992-01-01), Yamagata
patent: 5084412 (1992-01-01), Nakasaki
patent: 5196916 (1993-03-01), Ishigami et al.
patent: 5220199 (1993-06-01), Owada et al.
patent: 5294836 (1994-03-01), Kishi
patent: 5309015 (1994-05-01), Kuwata et al.
patent: 5317193 (1994-05-01), Watanabe
patent: 5354711 (1994-10-01), Heitzmann et al.
patent: 5429995 (1995-07-01), Nishiyama et al.
patent: 5477074 (1995-12-01), Yen
patent: 5479053 (1995-12-01), Oda
patent: 5500559 (1996-03-01), Miyata et al.
patent: 5502335 (1996-03-01), Oda
patent: 5529953 (1996-06-01), Shoda
patent: 5532516 (1996-07-01), Pasch et al.
patent: 5604380 (1997-02-01), Nishimura et al.
patent: 5654931 (1997-08-01), Tamba et al.
N. Oda et al., "New Wiring Design Concept for Reducing Wiring Resistance Effect in ECL Circuits", IEEE 1990 Bipolar Circuits and Technology Meeting, pp. 140-143.
M. Bohr et al. "A High Performance 0.35 um Logic Technology for 3.3v and 2.5v Operation", IEDM 94, pp. 273-276.
Eaton Kurt
Fahmy Wael M.
NEC Corporation
LandOfFree
Method of forming a semiconductor device having a critical path does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a semiconductor device having a critical path , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a semiconductor device having a critical path will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1221420