Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Patent
1998-12-15
2000-04-11
Powell, William
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
438745, H01L 2100
Patent
active
060487968
ABSTRACT:
A method is described for manufacturing a multilevel metal interconnects. The method comprises the steps of providing a substrate and then forming a wire on the substrate. A dielectric layer is formed on the substrate and the wire and a protective layer is formed on the dielectric layer. An opening is formed by patterning the protective layer and the dielectric layer and a barrier layer is formed on the protective layer and in the opening. A copper layer is formed on the barrier layer and fills the opening. A portion of the copper layer and the barrier layer are removed by chemical-mechanical polishing.
REFERENCES:
patent: 5960317 (1999-09-01), Jeong et al.
patent: 6001730 (1999-12-01), Farkas et al.
Hsieh Wen-Yi
Huang Yimin
Liu Chih-Chien
Lur Water
Wang Kun-Chih
Powell William
United Microelectronics Corp.
LandOfFree
Method of manufacturing multilevel metal interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing multilevel metal interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing multilevel metal interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1176268