Semiconductor memory cell with synthesized load resistors

Details Semiconductor memory cell with synthesized load resistors Semiconductor memory cell with synthesized load resistors

1978-07-19

1980-11-25

Hecker, Stuart N.

Static information storage and retrieval

Systems using particular element

Flip-flop

365190, 307279, G11C 1140

Patent

active

042362296

ABSTRACT:
An MOS memory cell of the static type employs a pair of cross-coupled driver transistors forming a bistable circuit, with load resistors replaced by a pair of series coupling transistors connecting storage nodes to complementary precharged data lines. A two phase clock turns on the coupling transistors in sequence, for refresh, so an intermediate node is charged during a first phase and discharged into the storage nodes during the second phase. Both transistors are turned on at the same time for read or write operations.

REFERENCES:
patent: 3550097 (1970-12-01), Reed
patent: 4103185 (1978-07-01), Denes
Miller, COS/MOS Random Access Memories, IEEE Digest, 3/71, pp. 34-35.

Affiliated with

Also associated with

Rating

Semiconductor memory cell with synthesized load resistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory cell with synthesized load resistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory cell with synthesized load resistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1133336