Circuit for generating addresses for buffering and reading the d

Details Circuit for generating addresses for buffering and reading the d Circuit for generating addresses for buffering and reading the d

1991-07-18

1994-09-13

Dixon, Joseph L.

Boots, shoes, and leggings

395425, 364DIG1, 3642513, 3642558, G06F 1200

Patent

active

053476409

ABSTRACT:
There is disclosed a circuit for improving the efficiency of processing the data of a CD-ROM by partitioning the buffer memory storing the data of the CD-ROM into a number of blocks, which in turn are divided two-dimensionally into X-address axis and Y-address axis so as to specify the blocks by the X- and Y-addresses.

REFERENCES:
patent: 4429386 (1984-01-01), Graden
patent: 4745576 (1988-05-01), Hasegawa et al.
patent: 4814873 (1989-03-01), Maekawa
patent: 4884220 (1989-11-01), Dawson et al.
patent: 4901318 (1990-02-01), Tomisawa
patent: 5045951 (1991-09-01), Kimura et al.
patent: 5185740 (1993-02-01), Kurose et al.

Affiliated with

Also associated with

Rating

Circuit for generating addresses for buffering and reading the d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for generating addresses for buffering and reading the d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for generating addresses for buffering and reading the d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1127026