Data processing device having improved interrupt controller to p

Details Data processing device having improved interrupt controller to p Data processing device having improved interrupt controller to p

1996-11-04

1997-08-19

Ray, Gopal C.

395735, G06F 746

Patent

active

056597592

ABSTRACT:
In order to delay, as far as possible, the time at which the interrupt request at the newest highest priority level is determined and to shorten the response time for an interrupt request with a high priority level, a microprocessor has control circuit 15, when an interrupt request is received, for inputting an interrupt priority level value obtained from a group of interrupt request signals IPL0# to IPL2 # simultaneously with the input of an interrupt vector for an interrupt request from a plurality of data buses D0 to D15, setting this interrupt level value in a mask register 13 as the mask level when the interrupt process is executed; and controlling a mask circuit 11 for masking an interrupt request of an interrupt priority level the same as or lower than an interrupt priority request level received during the execution of the interrupt process.

REFERENCES:
patent: 3905025 (1975-09-01), Davis et al.
patent: 4636944 (1987-01-01), Hodge
patent: 5163152 (1992-11-01), Okamoto
patent: 5404537 (1995-04-01), Olnowich
Ibaraki, LAPX86 Family User's Manual, Intel Japan, May 20, 1982, pp. 410-412.

Affiliated with

Also associated with

Rating

Data processing device having improved interrupt controller to p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing device having improved interrupt controller to p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing device having improved interrupt controller to p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1112938