Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1987-03-20
1989-02-07
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Bad bit
371 10, G11C 700
Patent
active
048036560
ABSTRACT:
A semiconductor memory device including a regular memory cell array in which a plurality of word lines and bit lines are provided, and a plurality of memory cells are arranged at each intersection of the word lines and bit lines; a redundancy memory cell array in which one or more word lines and bit lines are provided, and a plurality of memory cells are arranged at each intersection of the word lines and bit lines; a control unit for generating a first control signal; a unit for programming defective address bits corresponding to a defective memory cell existing in the regular memory cell array; a unit for comparing each logic or input address bits with each of the defective address bits; a first switch for generating a second control signal when at least one logic of the input address bits does not coincide with the corresponding defective address bit and for supplying a third control signal to a predetermined word line or bit line belonging to the redundancy memory cell array without generating the second control signal when each logic of the input address bits coincides with each of the defective address bits; a unit for identifying whether or not the defective address bits are programmed in the programming means; and a second switch for supplying the second control signal input from the first switch to a selected word line or bit line belonging to the regular memory cell array when the identifying unit indicates that the defective address bits are programmed in the programming means and for supplying the first control signal input from the control unit to the selected word line or bit line when the identifying unit indicates that the defective address bits are not programmed in the programming unit.
REFERENCES:
patent: 4376300 (1983-03-01), Tsang
patent: 4428068 (1984-01-01), Baba
patent: 4480199 (1984-10-01), Varshrey et al.
patent: 4592024 (1986-05-01), Sakai et al.
Fujitsu Limited
Hecker Stuart N.
Sniezek Andrew L.
LandOfFree
Semiconductor memory device having redundancy circuit portion does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having redundancy circuit portion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having redundancy circuit portion will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1089219